EN25Q32C-104WIP(2B)
| Part Description |
32 Mbit SPI NOR Flash (104 MHz, Industrial) |
|---|---|
| Quantity | 1,699 Available (as of May 5, 2026) |
Specifications & Environmental
| Device Package | 8-pin WSON 5x6mm | Memory Format | NOR Flash | Technology | SPI NOR Flash | ||
|---|---|---|---|---|---|---|---|
| Memory Size | 32 Mbit | Access Time | 8 ns | Grade | Industrial | ||
| Clock Frequency | 104 MHz | Voltage | 2.5V | Memory Type | Non-Volatile | ||
| Operating Temperature | -40°C – 85°C | Write Cycle Time Word Page | 3 ms | Packaging | 8-pin WSON 5x6mm | ||
| Mounting Method | Surface Mount | Memory Interface | Parallel | Memory Organization | 4M x 8 | ||
| Moisture Sensitivity Level | 3 | RoHS Compliance | Compliant | REACH Compliance | REACH Unknown | ||
| Qualification | N/A | ECCN | EAR99 | HTS Code | 8542.32.00.71 |
Overview of EN25Q32C-104WIP(2B) – 32 Mbit SPI NOR Flash (104 MHz, Industrial)
The EN25Q32C-104WIP(2B) is a 32 Mbit (4,096 K-byte) serial NOR Flash memory from ESMT, implemented with a high-performance SPI serial interface and support for Standard, Dual and Quad SPI modes. It delivers fast read and program operations at up to 104 MHz clock rate and is targeted at industrial-grade embedded applications requiring reliable non-volatile code and data storage.
Designed for flexible in-system programming and granular erase control, the device offers uniform 4-Kbyte sectors, multiple erase/program options, and hardware/software write-protection features suitable for industrial temperature environments.
Key Features
- Memory Architecture 32 Mbit (4,096 K-byte) memory organized as 16,384 pages with 256 bytes per programmable page and a uniform sector architecture (1,024 × 4-Kbyte sectors, 128 × 32-Kbyte blocks, 64 × 64-Kbyte blocks).
- High-Speed SPI Performance Supports Standard, Dual and Quad SPI with a 104 MHz clock rate for Standard, Dual and Quad modes; Dual/Quad I/O Fast Read enables equivalent higher effective data rates.
- Program & Erase Performance Typical page program time 0.6 ms; typical sector erase time 50 ms; 32 KB block erase 120 ms typical; 64 KB block erase 150 ms typical; chip erase typical 15 seconds.
- Power & Low-Power Modes Low active current (typical 5 mA) and ultra-low power down current (typical 1 µA) for energy-conscious embedded systems.
- Protection & Security Software and hardware write protection features including WP# pin control and three lockable 512-byte OTP security sectors; supports Read Unique ID and volatile status register bits.
- Endurance & Data Retention Minimum 100K program/erase cycles per sector and typical data retention of 20 years.
- Package & Temperature Available in 8-contact VDFN/WSON (5×6 mm) package option; rated for industrial temperature range (−40°C to 85°C).
- Standards & Discoverability Supports Serial Flash Discoverable Parameters (SFDP) signature for system-level interrogation and compatibility verification.
Typical Applications
- Industrial Control Systems — Reliable non-volatile storage for firmware, configuration data and field updates in industrial equipment operating across −40°C to 85°C.
- Embedded Systems and Microcontroller Subsystems — Code shadowing, boot code and parameter storage with fast read performance via Standard/Dual/Quad SPI.
- Field-Upgradeable Devices — Granular sector/block erase and programmable page sizes support in-system firmware updates and secure boot implementations.
Unique Advantages
- Flexible SPI Modes: Standard, Dual and Quad SPI support enables designers to trade off pin count and throughput to match system requirements.
- Granular Memory Control: Uniform 4-Kbyte sectors and multiple block sizes allow targeted erases and updates, reducing wear and flash management complexity.
- Fast Read and Program: 104 MHz clocking and 0.6 ms typical page program time accelerate boot and firmware update operations.
- Industrial Reliability: Industrial temperature rating and minimum 100K P/E cycles provide endurance and retention suitable for long-life embedded deployments.
- Low Power Consumption: Typical 5 mA active and 1 µA power-down currents help minimize energy use in battery-assisted or energy-constrained systems.
- Write Protection & Security: Hardware WP# and software protection plus lockable OTP sectors enable robust protection of critical code and data.
Why Choose EN25Q32C-104WIP(2B)?
The EN25Q32C-104WIP(2B) combines a proven SPI NOR architecture with high-speed Standard/Dual/Quad access, granular sector-level control and industrial-grade temperature performance. It is well suited for embedded and industrial applications that need reliable non-volatile storage, in-system programmability and low-power operation.
With strong endurance, long data retention and integrated protection features, this device is appropriate for designs requiring robust firmware storage, secure update paths, and predictable program/erase behavior backed by ESMT’s SPI Flash feature set.
Request a quote or contact sales to discuss pricing, availability, and packaging options for EN25Q32C-104WIP(2B) for your next design.
Date Founded: 1998
Headquarters: Hsinchu Science Park, Hsinchu, Taiwan
Employees: 400+
Revenue: $377.8 Million
Certifications and Memberships: N/A