EN25QH128A-104FIP(2TC)
| Part Description |
128 M-bit SPI NOR Flash, 104 MHz, Industrial |
|---|---|
| Quantity | 810 Available (as of May 5, 2026) |
Specifications & Environmental
| Device Package | 16-pin SOP 300mil | Memory Format | NOR Flash | Technology | SPI NOR Flash | ||
|---|---|---|---|---|---|---|---|
| Memory Size | 128 Mbit | Access Time | 7 ns | Grade | Industrial | ||
| Clock Frequency | 104 MHz | Voltage | 2.5V | Memory Type | Non-Volatile | ||
| Operating Temperature | -40°C – 85°C | Write Cycle Time Word Page | 3 ms | Packaging | 16-pin SOP 300mil | ||
| Mounting Method | Surface Mount | Memory Interface | Parallel | Memory Organization | 16M x 8 | ||
| Moisture Sensitivity Level | 3 | RoHS Compliance | Compliant | REACH Compliance | REACH Unknown | ||
| Qualification | N/A | ECCN | EAR99 | HTS Code | 8542.32.00.71 |
Overview of EN25QH128A-104FIP(2TC) – 128 M-bit SPI NOR Flash, 104 MHz, Industrial
The EN25QH128A-104FIP(2TC) from ESMT is a 128 M-bit serial NOR flash memory device designed for high-performance embedded storage. It implements a serial SPI architecture with Standard, Dual and Quad SPI read modes and supports high clock rates up to 104 MHz for fast code and data access.
Targeted at industrial applications, this surface-mount device offers uniform 4-Kbyte sectors, comprehensive write-protection features, and program/erase endurance suitable for firmware storage, field upgrades and secure code/data partitioning in robust systems.
Key Features
- Memory Type & Organization 128 M-bit SPI NOR flash arranged as 16M × 8, providing 16,384 KBytes of non-volatile storage with 65,535 pages and 256 bytes per programmable page.
- SPI Interface & High-Speed Read Modes Serial SPI architecture supporting Standard, Dual and Quad SPI. Standard and Dual SPI read at up to 104 MHz (with 1 dummy byte), Quad SPI up to 104 MHz (with 3 dummy bytes), and Normal read at 83 MHz. Configurable dummy cycles are supported.
- Granular Erase & Program Uniform sector architecture with 4-Kbyte sectors (4,096 sectors), 32-Kbyte and 64-Kbyte block granularities. Page program operations and individual sector/block erase enable targeted updates.
- Program/Erase Performance High-performance program/erase speeds with typical page program and sector/block erase times (page program time and sector/block erase times specified in the product datasheet).
- Reliability & Data Retention Minimum 100K program/erase cycles per sector and 20 years data retention as specified in the datasheet.
- Power & Voltage Single power supply operation with full voltage range indicated in the product datasheet. Low power consumption with typical active and power-down currents documented in the datasheet.
- Security & Protection Software and hardware write protection mechanisms, including WP# pin control, volatile status register bits, software/hardware reset, and a lockable 512-byte OTP security sector. Unique ID read capability is supported.
- Package & Temperature Available in a 16-pin SOP 300mil surface-mount package and specified for industrial temperature range (−40 °C to 85 °C). RoHS compliant.
Typical Applications
- Embedded Firmware Storage — Reliable non-volatile storage for boot code and firmware images where fast read performance and sector-level erase are required.
- Field Upgradeable Systems — Supports safe, targeted firmware updates and code patching using individual sector/block erase and write-protect features.
- Industrial Control — Industrial temperature rating and surface-mount package enable deployment in industrial controllers and automation equipment.
- Secure Code & Data Partitioning — Lockable OTP sector and hardware/software protection options help safeguard critical code and configuration data.
Unique Advantages
- High-Speed SPI Access: Enables fast read throughput up to 104 MHz in Standard/Dual/Quad modes for responsive firmware execution and data access.
- Flexible Read Modes: Standard, Dual and Quad SPI operation with configurable dummy cycles allows designers to balance latency and bus utilization.
- Granular Erase Architecture: 4-Kbyte sectors and multiple block sizes let systems update only the necessary memory regions, reducing erase/program time and wear.
- Robust Endurance and Retention: Minimum 100K program/erase cycles and 20-year data retention support long-life industrial deployments.
- Hardware and Software Protection: Multiple protection mechanisms, including WP# pin and lockable OTP, help prevent accidental or unauthorized memory modifications.
- Industrial-Ready Packaging: 16-pin SOP 300mil surface-mount package rated −40 °C to 85 °C and RoHS compliance for broad industrial use.
Why Choose EN25QH128A-104FIP(2TC)?
The EN25QH128A-104FIP(2TC) combines a high-density 128 M-bit storage array with high-speed SPI read capabilities and a flexible, uniform sector architecture that simplifies firmware management and field updates. Its endurance, data-retention characteristics and integrated protection mechanisms make it suitable for embedded systems that require reliable, long-term non-volatile storage in industrial environments.
This part is well suited for designers and procurement teams building industrial controllers, embedded appliances, and field-upgradeable products that need fast code execution, secure storage regions and predictable program/erase behavior.
Request a quote or submit an inquiry for EN25QH128A-104FIP(2TC) to receive pricing and availability information for your next design or production run.
Date Founded: 1998
Headquarters: Hsinchu Science Park, Hsinchu, Taiwan
Employees: 400+
Revenue: $377.8 Million
Certifications and Memberships: N/A