AT40K05LV-3DQC
| Part Description |
AT40K/KLV Field Programmable Gate Array (FPGA) IC 128 2048 256 208-BFQFP |
|---|---|
| Quantity | 346 Available (as of May 5, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Microchip Technology |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | RFQ |
| Datasheet |
Specifications & Environmental
| Device Package | 208-PQFP (28x28) | Grade | Commercial | Operating Temperature | 0°C – 70°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 208-BFQFP | Number of I/O | 128 | Voltage | 3 V - 3.6 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS non-compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 256 | Number of Logic Elements/Cells | 256 | ||
| Number of Gates | 10000 | ECCN | 3A991D | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 2048 |
Overview of AT40K05LV-3DQC – SRAM-based FPGA, 128 I/O, 2,048-bit FreeRAM, 208-BFQFP
The AT40K05LV-3DQC is an SRAM-based Field Programmable Gate Array (FPGA) in a 208-BFQFP package, designed for commercial applications that require flexible on-chip logic and embedded memory. It implements a compact logic array with 256 logic elements, approximately 10,000 usable gates and 2,048 bits of distributed on-chip SRAM (FreeRAM).
Architected for high-performance, reconfigurable designs, the device supports a 3.0 V to 3.6 V supply range (3.3 V nominal for the AT40KLV series), 128 I/O pins, and an operating temperature range of 0 °C to 70 °C. The combination of fast SRAM, multiple global clocks and programmable I/O makes it suitable for DSP coprocessor roles and other compute-intensive embedded functions.
Key Features
- Core Performance: System speeds up to 100 MHz and array multipliers specified above 50 MHz enable high-speed logic and arithmetic operations.
- Logic Capacity: 256 logic elements (cells) providing around 10,000 usable gates and 256 on-chip registers for compact logic implementations.
- Embedded Memory (FreeRAM): Approximately 2,048 bits of distributed 10 ns SRAM usable as flexible single‑port or dual‑port memory (synchronous/asynchronous).
- I/O and Interface Flexibility: 128 I/O pins with PCI-compliant I/O features in the family, programmable output drive and 3 V/5 V signaling capability described for the series.
- Clocking: Eight global clocks with low-skew distribution, programmable edge transitions and options for distributed clock shutdown for power management.
- Dynamic Reconfiguration: Cache Logic dynamic partial/full re-configurability (series feature) enables unlimited in-system reprogramming via serial or parallel modes.
- Package & Mounting: Surface-mount 208-BFQFP package (supplier package: 208-PQFP, 28 × 28 mm) for compact PCB integration.
- Environmental & Power Specs: Commercial grade operation from 0 °C to 70 °C and supply voltage range of 3.0 V to 3.6 V.
Typical Applications
- DSP Coprocessor: Implement FIR filters, FFTs and other arithmetic accelerators using the device’s array multipliers and distributed RAM to offload processor-intensive tasks.
- Video and Multimedia Processing: Use embedded RAM and reconfigurable cache logic to handle coefficient storage and rapid algorithm updates for video compression/decompression and related functions.
- Encryption and Security Accelerators: Leverage on-chip logic and fast SRAM to implement cryptographic primitives and high-throughput data-paths.
- Prototyping and System Integration: Fast reprogramming and pin-compatible package options in the series aid in design iteration and board-level integration for commercial embedded systems.
Unique Advantages
- Flexible on-chip memory: Distributed 10 ns FreeRAM (≈2,048 bits) allows memory functions without consuming logic resources, simplifying FIFOs, scratch pads and buffers.
- Reconfigurability in-system: Cache Logic enables partial or full dynamic reconfiguration for adaptive designs and rapid updates without losing stored data.
- High-speed arithmetic support: Array multipliers and direct cell interconnections enable fast vector and array multiplication for DSP workloads.
- Multiple global clocks: Eight global clocks with programmable behavior provide low-skew distribution and flexible clock management for timing-critical systems.
- Compact, surface-mount packaging: 208-BFQFP (28 × 28 PQFP) allows dense PCB layouts while exposing 128 I/O for broad interface capability.
Why Choose AT40K05LV-3DQC?
The AT40K05LV-3DQC combines a compact logic element count with fast distributed SRAM and reconfiguration features that suit commercial embedded designs requiring adaptable on‑chip memory and arithmetic acceleration. Its 3.0 V–3.6 V supply range, 128 I/O, and 208-BFQFP package make it a practical option for space-conscious PCBs where in-system reprogramming and performance are important.
This device is appropriate for engineers building DSP coprocessors, multimedia processing blocks, cryptographic accelerators or rapid prototypes that benefit from fast SRAM, multiple global clocks and reconfigurable logic. The device’s documented features support scalable designs and iterative development cycles.
Request a quote or submit a pricing inquiry to check availability and lead times for the AT40K05LV-3DQC.

Date Founded: 1989
Headquarters: Chandler, Arizona, USA
Employees: 22,000+
Revenue: $8.349 Billion
Certifications and Memberships: ISO9001:2015, IATF16949:2016, AS 9100D