AT40K10-2EQC
| Part Description |
AT40K/KLV Field Programmable Gate Array (FPGA) IC 161 4608 576 240-BFQFP |
|---|---|
| Quantity | 1,689 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Microchip Technology |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 240-PQFP (32x32) | Grade | Commercial | Operating Temperature | 0°C – 70°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 240-BFQFP | Number of I/O | 161 | Voltage | 4.75 V - 5.25 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS non-compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 576 | Number of Logic Elements/Cells | 576 | ||
| Number of Gates | 20000 | ECCN | 3A991D | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 4608 |
Overview of AT40K10-2EQC – AT40K/KLV Field Programmable Gate Array (FPGA) IC, 161 I/Os, 4,608 bits RAM, 576 logic elements, 240-BFQFP
The AT40K10-2EQC is a commercial-grade, SRAM-based Field Programmable Gate Array from Microchip Technology’s AT40K family. It provides 576 logic elements (cells), approximately 4,608 bits of on-chip RAM, and 161 general-purpose I/Os in a 240-BFQFP package optimized for 5 V system environments.
Designed for high-performance embedded designs and DSP offload tasks, this device combines on-chip memory, dedicated clocking resources and reconfigurability to support applications that require flexible logic implementation, local RAM and multi-I/O interfacing within a 0 °C to 70 °C operating window.
Key Features
- Logic Capacity — 576 logic elements (cells) providing approximately 20,000 gates of logic capacity for implementing control, glue logic and medium-density datapaths.
- Embedded RAM (FreeRAM) — Approximately 4,608 bits of on-chip RAM; the AT40K family supports flexible single/dual-port, synchronous/asynchronous 10 ns SRAM structures for FIFOs, scratchpads and coefficient storage.
- I/O and Voltage — 161 I/Os in the device package; designed for 5 V systems with a specified supply range of 4.75 V to 5.25 V. Family-level I/O features include PCI-compliant 3 V/5 V capability and programmable output drive.
- Clocking — Family architecture provides multiple global clock resources (8 global clocks documented for AT40K family) to enable low-skew distribution and flexible clock management across the array.
- High-Speed Building Blocks — Series-level features include array multipliers and 10 ns SRAM cells that enable high-speed arithmetic and memory functions for DSP-style workloads.
- Package — 240-BFQFP package (supplier device package: 240-PQFP, 32×32) for dense pin count in a QFP footprint; surface mount mounting type.
- Commercial Grade — Specified operating temperature range of 0 °C to 70 °C and RoHS compliance for standard commercial applications.
Typical Applications
- DSP Coprocessor — Implement arithmetic accelerators such as FIR filters, FFTs and array multipliers to offload computation from a host processor.
- Video and Multimedia Processing — Use on-chip RAM and fast arithmetic primitives to manage coefficient storage and high-speed transforms required for video compression, decompression and image processing.
- Interface Bridging and Glue Logic — Leverage 161 I/Os and programmable output drive to implement bus bridging, protocol translation and system glue in mixed-voltage 5 V environments.
- Embedded Control — Implement control logic, state machines and local memory for instrumentation, consumer electronics and communication equipment operating in commercial temperature ranges.
Unique Advantages
- Integrated On‑Chip Memory: Approximately 4,608 bits of distributed RAM support FIFOs and scratchpad storage without consuming additional external components.
- High-Speed Arithmetic Support: Series-level array multipliers and 10 ns SRAM enable faster datapath operations for signal processing tasks.
- Flexible Clocking: Multiple global clocks enable low-skew distribution and configurable edge behavior to simplify timing for synchronous designs.
- 5 V System Compatibility: Specified 4.75 V to 5.25 V supply range matches legacy and existing 5 V designs, reducing redesign effort for voltage conversion.
- Compact, High‑Pin Package: 240-pin QFP footprint offers dense I/O count suitable for systems that require many external signals without moving to BGA assemblies.
- RoHS Compliant Commercial Part: Designed for standard commercial applications with defined operating temperature and environmental compliance.
Why Choose AT40K10-2EQC?
The AT40K10-2EQC is positioned for engineers who need a medium-density, SRAM-based FPGA with integrated RAM and a high I/O count in a 5 V commercial-grade package. Its combination of 576 logic elements, embedded RAM and multiple clock resources provides a balanced platform for DSP acceleration, interface logic and embedded control functions.
With family-level features that include fast SRAM, reconfigurability and arithmetic primitives, this device delivers scalable functionality for designs that require in-system programmability and reliable operation within standard commercial temperature and voltage ranges.
Request a quote or submit an inquiry to receive pricing and availability information for the AT40K10-2EQC and to discuss how it fits your next design.

Date Founded: 1989
Headquarters: Chandler, Arizona, USA
Employees: 22,000+
Revenue: $8.349 Billion
Certifications and Memberships: ISO9001:2015, IATF16949:2016, AS 9100D