AT40K10-2DQC

IC FPGA 161 I/O 208QFP
Part Description

AT40K/KLV Field Programmable Gate Array (FPGA) IC 161 4608 576 208-BFQFP

Quantity 21 Available (as of October 8, 2026)
Product CategoryField Programmable Gate Array (FPGA)
ManufacturerMicrochip Technology
Manufacturing StatusObsolete
Manufacturer Standard Lead TimeContact Us
Datasheet

Specifications & Environmental

Device Package208-PQFP (28x28)GradeCommercialOperating Temperature0°C – 70°C
Package / Case208-BFQFPNumber of I/O161Voltage4.75 V - 5.25 V
Mounting MethodSurface MountRoHS ComplianceRoHS non-compliantREACH ComplianceREACH Unaffected
Moisture Sensitivity Level3 (168 Hours)Number of LABs/CLBs576Number of Logic Elements/Cells576
Number of Gates20000ECCN3A991DHTS Code8542.39.0001
QualificationN/ATotal RAM Bits4608

Overview of AT40K10-2DQC – 20K‑gate FPGA, 161 I/O, 208‑pin BFQFP

The AT40K10-2DQC is an SRAM-based Field Programmable Gate Array (FPGA) from Microchip Technology's AT40K family, designed for high-performance, reconfigurable logic in commercial applications. It provides roughly 20,000 usable gates implemented across 576 logic elements, with 4,608 bits of distributed on-chip RAM and 161 user I/O pins in a 208‑BFQFP package.

Targeted at designers needing flexible, medium-density programmable logic, the device supports high-speed datapath and DSP functions, in-system reconfiguration, and 5 V supply operation (4.75 V to 5.25 V), making it suitable for a range of embedded and system-level acceleration roles.

Key Features

  • Core Logic — 576 logic elements (cells) delivering approximately 20,000 usable gates for mid-range programmable designs.
  • Embedded Memory (FreeRAM™) — 4,608 bits of distributed SRAM with 10 ns access; supports flexible single- or dual-port, synchronous or asynchronous configurations for FIFOs, scratch pads and other memory functions.
  • I/O — 161 user I/Os in the 208‑pin BFQFP package; family-level support for PCI‑compliant I/Os and programmable output drive (as described for AT40K series).
  • Clocking — Family-level architecture provides up to 8 global clocks and additional dedicated PCI clocks, enabling low-skew distribution and clock control features such as programmable edge transitions and distributed clock shutdown.
  • Performance — Family-level system speeds to 100 MHz and array multipliers running above 50 MHz; 10 ns SRAM and internal tri‑state capability in each cell help support high-throughput datapaths.
  • Reconfiguration and Tools — Series-level Cache Logic dynamic partial/full reconfigurability and unlimited reprogramming via serial or parallel modes for adaptive designs and rapid updates.
  • Package & Mounting — Surface-mount 208‑BFQFP (208‑PQFP, 28×28) package suitable for standard PCB assembly processes; RoHS compliant.
  • Electrical & Environmental — 5 V supply range (4.75 V to 5.25 V) and commercial operating temperature range of 0 °C to 70 °C.

Typical Applications

  • DSP and Coprocessor Acceleration — Implement FIR filters, FFTs, and other compute-intensive blocks using the device's fast array multipliers and distributed SRAM to offload processors and improve throughput.
  • Multimedia Processing — Use distributed memory and arithmetic resources for video compression, decompression and convolution functions in embedded multimedia systems.
  • High‑speed Interfaces — Mid-density I/O capability and family-level PCI-compliant I/O support make the device suitable for bridging and protocol-handling tasks in system designs.
  • Adaptive Logic and In‑System Updates — Cache Logic reconfigurability enables field updates and fast design iteration for systems that require runtime adaptability.

Unique Advantages

  • Balanced Mid-range Density: ~20K usable gates and 576 logic elements provide significant logic capacity while keeping package and power requirements moderate for commercial designs.
  • Fast On-chip Memory: 4,608 bits of distributed 10 ns SRAM (FreeRAM™) enable local buffering and dual-port memory configurations without consuming additional logic resources.
  • Flexible Clocking: Multiple global clocks and programmable clock controls support low-skew, power‑aware clock domain management for complex timing requirements.
  • Reconfigurable In-system: Series-level dynamic partial/full reconfigurability and unlimited reprogramming modes allow rapid updates and adaptive algorithms in deployed systems.
  • 5 V Compatibility: Designed for 5 V supply operation (4.75 V to 5.25 V), simplifying integration into legacy 5 V platforms where required.
  • Commercial-grade Reliability: RoHS-compliant construction and a defined operating range of 0 °C to 70 °C provide predictable behavior for commercial embedded applications.

Why Choose AT40K10-2DQC?

The AT40K10-2DQC combines mid-range logic capacity, fast distributed SRAM, configurable I/O and flexible clocking in a single 208‑pin BFQFP package, making it a practical choice for engineers implementing DSP acceleration, protocol bridging, and adaptive logic functions in commercial products. Its 5 V supply compatibility and in-system reconfiguration features support both legacy integrations and field-updateable designs.

For teams seeking a programmable logic device with a balance of performance, embedded memory and reconfigurability—backed by a family of tools and documented series-level capabilities—the AT40K10-2DQC offers a verifiable, component-level solution for medium-complexity system designs.

Request a quote or submit an inquiry to receive pricing, availability and technical support for the AT40K10-2DQC.

Request a Quote

















    No file selected



    Our team will respond within 24 hours.


    I agree to receive newsletters and promotional emails. I can unsubscribe at any time.

    Certifications and Membership
    NQA AS9100 CMYK ANAB
    NQA AS9100 ANAB Badge
    ESD2020 Badge
    ESD2020 Association Badge
    GIDEP Badge
    GIDEP Badge
    Suntsu ERAI MemberVerification
    Suntsu ERAI Member Verification
    Available Shipping Methods
    FedEx
    UPS
    DHL
    Accepted Payment Methods
    American Express
    American Express
    Discover
    Discover
    MasterCard
    MasterCard
    Visa
    Visa
    UnionPay
    UnionPay

    Date Founded: 1989


    Headquarters: Chandler, Arizona, USA


    Employees: 22,000+


    Revenue: $8.349 Billion


    Certifications and Memberships: ISO9001:2015, IATF16949:2016, AS 9100D


    Featured Products
    Latest News
    keyboard_arrow_up