LCMXO1200E-5TN100C
| Part Description |
MachXO Field Programmable Gate Array (FPGA) IC 73 9421 1200 100-LQFP |
|---|---|
| Quantity | 1,207 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Lattice Semiconductor Corporation |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 20 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 100-TQFP (14x14) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 100-LQFP | Number of I/O | 73 | Voltage | 1.14 V - 1.26 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | ROHS3 Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 150 | Number of Logic Elements/Cells | 1200 | ||
| Number of Gates | N/A | ECCN | EAR99 | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 9421 |
Overview of LCMXO1200E-5TN100C – MachXO Field Programmable Gate Array (FPGA) IC 73 9421 1200 100-LQFP
The LCMXO1200E-5TN100C is a MachXO family FPGA optimized for glue logic, bus bridging, power-up control and general-purpose control logic. It combines a non-volatile, single-chip FPGA architecture with on-chip RAM and programmable I/O to deliver instant-on reconfigurable logic in a compact 100-pin LQFP surface-mount package.
Key device metrics include 1,200 logic elements, 9,421 bits of total on-chip RAM and 73 I/O pins. The device is specified for commercial operation (0 °C to 85 °C) and RoHS-compliant packaging, with a core supply range of 1.14 V to 1.26 V.
Key Features
- Non-volatile, single-chip architecture Instant-on operation with no external configuration memory required; supports programming of non-volatile and SRAM-based logic through JTAG.
- Reconfiguration and field updates Supports in-field logic updates and TransFR™ reconfiguration for background programming and runtime updates.
- Core logic 1,200 logic elements (LUT-based architecture) suitable for glue logic, state machines and control functions.
- On-chip memory Total on-chip RAM of 9,421 bits for distributed and embedded memory requirements.
- Flexible I/O 73 programmable I/O pins with sysIO buffer support to accommodate a wide range of signaling standards and interface needs.
- Clocking Includes on-chip sysCLOCK PLL resources (family documentation indicates up to one analog PLL for this density) for clock multiply/divide and phase shifting.
- Low-power modes Sleep mode is supported to significantly reduce static current consumption when full operation is not required.
- System-level support JTAG programming and IEEE boundary-scan support; devices in the MachXO family support background programming and IEEE 1532 in-system programming workflows.
- Package and mounting Surface-mount 100-LQFP (14 × 14 mm) package; supplier device package listed as 100-TQFP (14x14).
- Commercial grade and environmental Rated for 0 °C to 85 °C operation and RoHS-compliant packaging.
Typical Applications
- Glue logic and board-level control Implement combinatorial and sequential glue logic to reduce discrete components and simplify board routing.
- Bus bridging and interface adaptation Bridge or adapt between bus standards and implement protocol translation using the device’s flexible I/O and on-chip logic.
- Power-up and reset control Manage power sequencing and system reset logic with instant-on capability and non-volatile configuration.
- General control logic Implement state machines, peripheral controllers, and supervisory functions that benefit from reconfigurability and compact packaging.
Unique Advantages
- Instant-on, single-chip solution: Eliminates external configuration memory—reducing BOM and enabling immediate operation after power-up.
- Field reconfigurability: TransFR and background programming support permit in-field updates and rapid design iteration without full system downtime.
- High I/O-to-logic density: 73 I/Os combined with 1,200 logic elements make the device suitable for dense interface and glue-logic designs in a small package.
- Compact surface-mount package: 100-LQFP (14 × 14 mm) provides a standard, easily assembled package for space-constrained PCBs.
- Power and system control features: Sleep mode for reduced static current and on-chip PLL for flexible clock management help optimize system power and timing.
Why Choose LCMXO1200E-5TN100C?
The LCMXO1200E-5TN100C positions itself as a compact, non-volatile FPGA for designers who need instant-on reconfigurable logic, flexible I/O and modest embedded memory in a surface-mount 100-pin package. With 1,200 logic elements, 9,421 bits of on-chip RAM and 73 I/Os, it addresses common board-level control, interface bridging and power-management tasks while simplifying the bill of materials.
This device is well suited to commercial-temperature applications that benefit from in-field reconfiguration, JTAG-programmable non-volatile logic, and the MachXO family’s system-level features such as boundary scan and PLL-based clocking. It delivers scalable reprogrammability and proven system integration options for embedded and control-focused designs.
Request a quote or submit an inquiry to get pricing and availability for the LCMXO1200E-5TN100C. Our team will respond with lead time and ordering information.

Date Founded: 1983
Headquarters: Hillsboro, Oregon, USA
Employees: 1,000+
Revenue: $627.7 Million
Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016