LCMXO256C-4TN100C
| Part Description |
MachXO Field Programmable Gate Array (FPGA) IC 78 256 100-LQFP |
|---|---|
| Quantity | 902 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Lattice Semiconductor Corporation |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 20 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 100-TQFP (14x14) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 100-LQFP | Number of I/O | 78 | Voltage | 1.71 V - 3.465 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | ROHS3 Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 32 | Number of Logic Elements/Cells | 256 | ||
| Number of Gates | N/A | ECCN | EAR99 | HTS Code | 8542.39.0001 | ||
| Qualification | N/A |
Overview of LCMXO256C-4TN100C – MachXO Field Programmable Gate Array (FPGA), 78 I/Os, 256 Logic Elements, 100‑pin LQFP
The LCMXO256C-4TN100C is a MachXO family, non-volatile FPGA optimized for low-capacity glue logic, bus bridging, power-up control and general control logic. It combines LUT-based logic with on-chip reconfiguration and single‑chip configuration memory for instant-on systems without the need for external configuration devices.
Packaged in a 100‑pin surface‑mount LQFP (14 × 14 mm) and rated for commercial operation from 0 °C to 85 °C, the device offers 256 logic elements and up to 78 I/O pins. It supports a wide supply range from 1.71 V to 3.465 V and is RoHS compliant.
Key Features
- Core Logic 256 logic elements (LUTs) suitable for glue logic, control logic and low-capacity FPGA tasks.
- Embedded & Distributed Memory Distributed RAM available as part of the MachXO family architecture to support small on-chip FIFOs and register files.
- I/O Capability Up to 78 programmable I/Os delivered in a 100‑pin package to support moderate pin‑count designs. Family I/O buffer support includes LVCMOS, LVTTL and a range of high-speed and differential interfaces.
- Non‑volatile, Instant‑On Configuration Single‑chip, non‑volatile configuration enables instant-on startup (power-up in microseconds) without external configuration memory and supports JTAG programming and background non‑volatile memory programming.
- Field Reconfiguration & Security TransFR™ in-field reconfiguration and JTAG-based programming permit updates while protecting configuration data by eliminating an external bitstream medium.
- Low‑Power Modes Sleep mode capability providing substantial static current reduction for low‑power applications.
- Package & Temperature 100‑pin LQFP surface‑mount package (supplier package listed as 100‑TQFP, 14 × 14 mm) and commercial operating temperature range of 0 °C to 85 °C.
- Standards & System Support Onboard oscillator, IEEE 1149.1 boundary scan and IEEE 1532 in‑system programming support for system-level test and in-field programmability.
Typical Applications
- Glue Logic and System Control Implement board-level glue logic, power sequencing and general control functions with on-chip non‑volatile configuration and instant‑on behavior.
- Bus Bridging and Interfacing Use the flexible I/O and 78 available pins to bridge buses, translate signaling standards and handle protocol interfacing on mixed-voltage systems.
- Power‑Up and Reset Control Leverage single‑chip configuration and fast startup to manage power sequencing and system initialization tasks.
- Field‑Updatable Logic Apply TransFR™ reconfiguration and JTAG programmability to deploy in-field logic updates without interrupting system operation.
Unique Advantages
- Single‑Chip Non‑Volatile Solution: Reduces BOM and eliminates the need for external configuration memory while enabling secure, instant-on startup.
- Fast Startup: Power-up in microseconds enables quicker system initialization and faster time-to-ready for embedded systems.
- Field Reconfiguration: In-field updates via TransFR™ and JTAG allow iterative firmware and logic changes without replacing hardware.
- Low‑Power Operation: Sleep mode provides significant static current reduction for energy‑sensitive designs.
- Flexible I/O Support: Programmable I/O buffers accommodate a wide range of signaling standards to simplify board-level integration.
- Compact Package with Moderate I/O Count: 100‑pin LQFP package offers up to 78 I/Os for mid‑density designs where board space and connector count matter.
Why Choose LCMXO256C-4TN100C?
The LCMXO256C-4TN100C positions itself as a compact, non‑volatile FPGA targeted at designers who need instant-on capability, flexible I/O and field‑updateable logic without the complexity of external configuration storage. Its combination of 256 logic elements, up to 78 I/Os and single‑chip configuration makes it appropriate for glue logic, bus interfacing, power sequencing and other control-centric roles in commercial applications.
Backed by MachXO family system features—onboard oscillator, boundary scan and in‑system programming—this device provides a practical migration path within the MachXO family and supports reduced system BOM, faster startup behavior, and in-field flexibility.
Request a quote or submit an RFQ for LCMXO256C-4TN100C to receive pricing and availability information tailored to your program needs.

Date Founded: 1983
Headquarters: Hillsboro, Oregon, USA
Employees: 1,000+
Revenue: $627.7 Million
Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016