LCMXO640E-5TN100C
| Part Description |
MachXO Field Programmable Gate Array (FPGA) IC 74 640 100-LQFP |
|---|---|
| Quantity | 1,164 Available (as of October 7, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Lattice Semiconductor Corporation |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 20 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 100-TQFP (14x14) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 100-LQFP | Number of I/O | 74 | Voltage | 1.14 V - 1.26 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | ROHS3 Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 80 | Number of Logic Elements/Cells | 640 | ||
| Number of Gates | N/A | ECCN | EAR99 | HTS Code | 8542.39.0001 | ||
| Qualification | N/A |
Overview of LCMXO640E-5TN100C – MachXO Field Programmable Gate Array (FPGA) IC 74 640 100-LQFP
The LCMXO640E-5TN100C is a MachXO family FPGA optimized for glue logic, bus bridging, power-up control and general control logic. It provides 640 logic elements in a single, non-volatile device with instant-on behavior and in-field reconfiguration capabilities.
Packaged in a 100-pin LQFP (surface-mount) and rated for commercial operation from 0 °C to 85 °C, the device exposes 74 I/Os and is specified for a core supply range of 1.14 V to 1.26 V. It is lead free and RoHS compliant.
Key Features
- Non-volatile, instant-on architecture Single-chip non-volatile configuration enables microsecond power-up and eliminates the need for external configuration memory.
- Reconfigurable while deployed TransFR™ reconfiguration and background programming let you update SRAM-based logic and non-volatile memory in-system.
- Logic capacity 640 logic elements provide flexible resources for glue logic, control paths and interface bridging.
- Memory Approximately 6.1 Kbits of distributed RAM for small FIFOs and state storage; this device does not include embedded block SRAM (EBR).
- I/O and programmable buffers 74 I/Os in the 100-pin LQFP package with sysIO™ programmability supporting a wide range of interfaces including LVCMOS (3.3/2.5/1.8/1.5/1.2 V), LVTTL, PCI, LVDS, Bus‑LVDS and RSDS.
- Power and low-power modes Core supply specified at 1.14–1.26 V and a Sleep Mode that reduces static current for lower power standby operation.
- System integration features JTAG programmability, onboard oscillator, IEEE 1149.1 boundary-scan and IEEE 1532 in-system programming support system-level debug and in-field updates.
- Package and grade Surface-mount 100-LQFP (14 × 14 mm) package; commercial grade (0 °C to 85 °C) and RoHS compliant.
Typical Applications
- Glue Logic and Signal Conditioning Implement custom combinatorial and sequential glue logic to adapt peripheral timing and control without external discrete glue components.
- Bus Bridging and Protocol Conversion Bridge between buses and translate interface standards using the device’s flexible I/O buffer and reconfigurable logic.
- Power-up and Reset Control Manage system power sequencing and reset logic with instant-on behavior and non-volatile configuration.
- Control and Interface Management Replace small CPLD or fixed-function control ICs with a reprogrammable device for UI control, sensor interfacing and small state machines.
Unique Advantages
- Single-chip non-volatile solution: Eliminates external configuration memory and provides immediate functionality at power-up.
- Field reconfigurability: TransFR™ and background programming let you update logic and non-volatile memory without removing the device from the system.
- Flexible I/O support: Programmable sysIO buffers support a wide set of signaling standards, reducing the need for level shifters and interface ICs.
- Compact package with ample I/O: 74 I/Os in a 100-LQFP package supports dense board designs while keeping PCB footprint small.
- Low-power standby: Sleep Mode enables substantial static current reduction for battery-aware or low-power applications.
- Design tool ecosystem: Supported by ispLEVER design tools (synthesis, place-and-route and timing back-annotation) to streamline development and verification.
Why Choose LCMXO640E-5TN100C?
The LCMXO640E-5TN100C combines non-volatile instant-on behavior with 640 logic elements and 74 flexible I/Os in a compact 100-LQFP package, making it a compelling choice for designers replacing discrete glue logic or implementing compact bus bridging and control functions. Its in-field reconfiguration and background programming capabilities help extend product life and enable late-stage updates without hardware changes.
Designed for commercial applications, this MachXO device fits use cases where rapid power-up, reprogrammability, and flexible I/O signaling are priorities. The supported design toolchain further reduces development time and helps validate timing and system-level behavior.
Request a quote or submit an inquiry to receive pricing, availability and further technical assistance for the LCMXO640E-5TN100C.

Date Founded: 1983
Headquarters: Hillsboro, Oregon, USA
Employees: 1,000+
Revenue: $627.7 Million
Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016