EN35QXR512A-104HIP(2SC)
| Part Description |
512 Mbit SPI NOR Flash, 104 MHz, Industrial |
|---|---|
| Quantity | 1,384 Available (as of May 6, 2026) |
Specifications & Environmental
| Device Package | 8-pin SOP 200mil | Memory Format | DRAM | Technology | SPI NOR Flash | ||
|---|---|---|---|---|---|---|---|
| Memory Size | 512 Mbit | Access Time | 8 ns | Grade | Industrial | ||
| Clock Frequency | 104 MHz | Voltage | 2.5V | Memory Type | Non-Volatile | ||
| Operating Temperature | -40°C – 85°C | Write Cycle Time Word Page | 500 µs | Packaging | 8-pin SOP 200mil | ||
| Mounting Method | Surface Mount | Memory Interface | Parallel | Memory Organization | 2M x 8 | ||
| Moisture Sensitivity Level | 3 | RoHS Compliance | Compliant | REACH Compliance | REACH Unknown | ||
| Qualification | N/A | ECCN | EAR99 | HTS Code | 8542.32.00.71 |
Overview of EN35QXR512A-104HIP(2SC) – 512 Mbit SPI NOR Flash, 104 MHz, Industrial
The EN35QXR512A-104HIP(2SC) is a 512 Mbit serial NOR flash memory device in the ESMT EN35QXR512A series. It implements a serial SPI architecture with support for Standard, Dual and Quad I/O modes and is optimized for high-performance code and data storage in industrial applications.
Designed for single-supply operation with a documented full voltage range of 2.7–3.6 V and industrial temperature support (‑40 °C to 85 °C), the device provides fast read throughput, uniform-sector erase granularity and multiple hardware and software protection mechanisms for field-updateable embedded systems.
Key Features
- Memory Capacity & Organization — 512 M-bit serial flash with organization described as 2M × 8; 65,536 KByte total, 262,144 pages and 256 bytes per programmable page.
- High-performance Read — 104 MHz clock rate for Single/Dual/Quad I/O Fast Read; also supports up to 133 MHz Quad I/O Fast Read (per device ordering/configuration).
- Flexible SPI Interface — Serial Peripheral Interface compatible (Mode 0 and Mode 3) with Standard (CLK, CS#, DI, DO), Dual (DQ0, DQ1) and Quad (DQ0–DQ3) I/O options; default Quad Enable (QE) = 1 and WP#/HOLD# disabled by default.
- Uniform Sector Architecture — 16,384 sectors of 4 KByte each, plus 2,048 blocks of 32 KByte and 1,024 blocks of 64 KByte for flexible erase and update granularity.
- Fast Program / Erase — Typical page program time 0.5 ms; typical sector erase time 40 ms; half-block and block erase times and full-chip erase times specified for system planning.
- Security & System Features — Lockable 3 × 512 byte OTP security sector, Read Unique ID, Replay-Protected Monotonic Counter (RPMC), and support for Serial Flash Discoverable Parameters (SFDP).
- Endurance & Retention — Minimum 100K program/erase cycles per sector or block and 20 years data retention as documented.
- Low Power — Typical active current (read/program/erase) and low power-down current (2 µA typical) for reduced standby consumption.
- Industrial-grade Packaging & Temperature — Available in 8‑lead SOP 200 mil package (surface mount) and specified for industrial temperature range (‑40 °C to 85 °C).
Typical Applications
- Embedded firmware storage — Non-volatile code and boot image storage with sector-level protection and in-field program/erase support for firmware updates and patching.
- Industrial control & automation — Industrial temperature rating and durable program/erase cycles suit factory controllers, PLCs and industrial IoT edge devices that require reliable non-volatile storage.
- Secure device identity and counters — Read Unique ID and Replay-Protected Monotonic Counter (RPMC) support system authentication, anti-tamper features and secure update workflows.
Unique Advantages
- High-throughput SPI modes: Support for Standard, Dual and Quad I/O plus configurable dummy cycles enables fast read performance up to documented clock rates for improved boot and execution speed.
- Fine-grain update control: Uniform 4 KByte sectors and multiple block sizes let designers erase or update only the necessary memory regions, reducing update time and wear.
- Built-in security primitives: OTP sector, Unique ID and RPMC provide hardware-level building blocks for secure firmware distribution and device authentication.
- Long lifecycle characteristics: Specified minimum 100K program/erase cycles and 20-year data retention support long-term deployments and maintenance cycles.
- Industrial temperature qualification: Rated for ‑40 °C to 85 °C and supplied in compact surface-mount packages suitable for space-constrained boards in industrial systems.
- Standards-friendly: SFDP signature support and standard SPI compatibility simplify integration with existing SPI flash controllers and toolchains.
Why Choose EN35QXR512A-104HIP(2SC)?
The EN35QXR512A-104HIP(2SC) delivers a balanced combination of storage capacity, SPI performance and industrial-grade reliability for embedded designs that require field-updateable non-volatile memory. Its support for Standard/Dual/Quad I/O, uniform 4 KB sectors, security features and long retention make it suitable for applications where controlled updates, data integrity and device identity matter.
This device is well suited to engineers and procurement teams designing industrial controllers, embedded systems and secure IoT products that need a robust 512 Mbit SPI NOR solution with documented program/erase performance, endurance and operating conditions.
Request a quote or submit an inquiry to obtain pricing, availability and ordering information for EN35QXR512A-104HIP(2SC).
Date Founded: 1998
Headquarters: Hsinchu Science Park, Hsinchu, Taiwan
Employees: 400+
Revenue: $377.8 Million
Certifications and Memberships: N/A