EN35QXR512A-133HIP(2SC)
| Part Description |
512 M-bit SPI NOR Flash (Industrial) |
|---|---|
| Quantity | 664 Available (as of May 6, 2026) |
Specifications & Environmental
| Device Package | 8-pin SOP 200mil | Memory Format | DRAM | Technology | SPI NOR Flash | ||
|---|---|---|---|---|---|---|---|
| Memory Size | 512 Mbit | Access Time | 8 ns | Grade | Industrial | ||
| Clock Frequency | 133 MHz | Voltage | 2.5V | Memory Type | Non-Volatile | ||
| Operating Temperature | -40°C – 85°C | Write Cycle Time Word Page | 500 µs | Packaging | 8-pin SOP 200mil | ||
| Mounting Method | Surface Mount | Memory Interface | Parallel | Memory Organization | 2M x 8 | ||
| Moisture Sensitivity Level | 3 | RoHS Compliance | Compliant | REACH Compliance | REACH Unknown | ||
| Qualification | N/A | ECCN | EAR99 | HTS Code | 8542.32.00.71 |
Overview of EN35QXR512A-133HIP(2SC) – 512 M-bit SPI NOR Flash (Industrial)
The EN35QXR512A-133HIP(2SC) is a 512 M-bit serial SPI NOR Flash memory offering high-density non-volatile storage in industrial-grade packages. Built on a Serial Peripheral Interface architecture, it provides single, dual and quad I/O read modes with configurable dummy cycles to match host timing.
This device targets embedded and industrial applications that require reliable code and data storage with sector-level erase and hardware/software write protection, delivering a combination of performance, endurance and long-term data retention.
Key Features
- Memory Capacity and Organization — 512 M-bit serial flash organized as 65,536 KByte with 262,144 pages and 256 bytes per programmable page, enabling fine-grained page programming and efficient use of memory.
- SPI Interface Modes — Supports Standard, Dual and Quad SPI (CLK, CS#, DI/DO, DQ₂, DQ₃) with default Quad Enable (QE=1) for high-throughput Quad I/O Fast Read.
- High-Speed Read — Up to 104 MHz for Single/Dual/Quad I/O Fast Read and up to 133 MHz for Quad I/O Fast Read (configurable per ordering options).
- Program/Erase Performance — Typical Page Program time 0.5 ms; Sector Erase typical 40 ms; Half Block and Block erase times listed at 200 ms and 300 ms respectively; Chip Erase typical 120 seconds.
- Uniform Sector Architecture — 16,384 sectors of 4-Kbyte, plus larger 32-Kbyte and 64-Kbyte block structures for flexible erase granularity.
- Power and Low-Power Modes — Low active and standby currents with typical active current of 24 mA and typical power-down current of 2 µA.
- Security and Protection — Software and hardware write protection, lockable 3×512 byte OTP security sector, Read Unique ID and a Replay-Protected Monotonic Counter (RPMC).
- Endurance and Retention — Minimum 100K program/erase cycles per sector and data retention time specified at 20 years.
- Package and Temperature — Available in 8-pin SOP 200mil package (also offered in other package options); industrial operating range from -40°C to 85°C. RoHS-compliant and Pb-free package options.
Typical Applications
- Embedded firmware storage — Reliable non-volatile storage for boot code and firmware images with sector-level erase and write protection to support in-field updates and patching.
- Industrial controllers — High-density code and parameter storage in control systems operating across an industrial temperature range.
- Networking and communication equipment — Non-volatile storage for configuration data, firmware and system identifiers where Quad I/O and high read throughput accelerate boot and update operations.
- Data logging and edge devices — Durable storage with 100K program/erase endurance and 20-year data retention for periodic logs and long-term configuration data.
Unique Advantages
- Flexible SPI performance: Support for Standard, Dual and Quad I/O with up to 133 MHz Quad Fast Read enables scalable throughput based on system requirements.
- Fine-grained erase control: 4-Kbyte uniform sectors and multiple block sizes allow precise erase operations and efficient flash management.
- Robust protection features: Hardware and software write protection combined with OTP and RPMC provide layered security for critical code and data.
- Industrial-grade reliability: Specified operating range of -40°C to 85°C and minimum 100K program/erase cycles support demanding embedded deployments.
- Low-power standby: Typical power-down current of 2 µA helps reduce system power in low-activity states.
- Standard package options: 8-pin SOP 200mil package provides a compact surface-mount solution for dense board designs.
Why Choose EN35QXR512A-133HIP(2SC)?
The EN35QXR512A-133HIP(2SC) positions itself as a high-density, industrial-grade SPI NOR Flash device balancing performance, endurance and protection features. Its multi-mode SPI support and high-speed Quad I/O option provide designers flexibility to scale read throughput while preserving compatibility with standard SPI hosts.
Ideal for embedded systems requiring reliable firmware and configuration storage, this device offers sector-level erase control, strong write protection, long data retention and proven endurance characteristics—helping reduce BOM complexity while meeting the robustness expectations of industrial applications.
Request a quote or submit an inquiry to receive pricing, availability and technical support for EN35QXR512A-133HIP(2SC).
Date Founded: 1998
Headquarters: Hsinchu Science Park, Hsinchu, Taiwan
Employees: 400+
Revenue: $377.8 Million
Certifications and Memberships: N/A