LCMXO2-640ZE-2MG132C
| Part Description |
MachXO2 Field Programmable Gate Array (FPGA) IC 79 18432 640 132-LFBGA, CSPBGA |
|---|---|
| Quantity | 1,670 Available (as of October 7, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Lattice Semiconductor Corporation |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 20 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 132-CSPBGA (8x8) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 132-LFBGA, CSPBGA | Number of I/O | 79 | Voltage | 1.14 V - 1.26 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | ROHS3 Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 80 | Number of Logic Elements/Cells | 640 | ||
| Number of Gates | N/A | ECCN | EAR99 | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 18432 |
Overview of LCMXO2-640ZE-2MG132C – MachXO2 Field Programmable Gate Array (FPGA) IC 79 18432 640 132-LFBGA, CSPBGA
The LCMXO2-640ZE-2MG132C is a MachXO2 family FPGA providing 640 logic elements and 79 user I/Os in a 132-ball CSPBGA package. It combines flexible logic, embedded memory, and low-power operation to address commercial designs that require instant-on reconfigurable logic, interface bridging, and system control functions.
Designed for compact, low-power systems, this device supports single-supply operation within a narrow voltage range and is offered in a 132-LFBGA (8×8) package with RoHS compliance and commercial temperature rating.
Key Features
- Logic Capacity — 640 logic elements (cells) suitable for glue logic, protocol bridging, and control functions.
- Embedded Memory — Total on-chip RAM: 18,432 bits, providing distributed memory for FIFOs, buffers, and small data structures.
- I/O Density & Flexibility — 79 user I/Os with programmable buffer options and support for a wide range of signaling styles as defined across the MachXO2 family.
- Low-Power Architecture — MachXO2 family features ultra-low-power operation and power-saving modes; the device supports low standby power and programmable I/O swing options.
- On-Chip Nonvolatile Options — Family-level support for on-chip user flash memory and background programming enables secure single-chip configurations and in-field updates.
- Advanced I/O and Memory Interfaces — Family features include dedicated DDR register support in I/O cells, gearing for display I/Os, and dedicated DDR/DDR2/LPDDR support as part of the MachXO2 feature set.
- Clocking and Timing — Family-level support for multiple primary clocks and up to two analog PLLs for flexible clock generation and fractional-n synthesis.
- Package & Supply — 132-ball CSPBGA (8×8) package; supply voltage range 1.14 V to 1.26 V; commercial operating temperature 0 °C to 85 °C.
- Compliance — RoHS compliant.
Typical Applications
- Interface Bridging and Glue Logic — Implement protocol conversion, bus bridging and custom control logic between system components using the device’s programmable logic and I/O flexibility.
- Memory Interface Control — Use dedicated DDR/DDR2/LPDDR support in the family for controller logic, buffering, and timing-critical memory interfaces.
- Display and Video I/O — Leverage source-synchronous I/O features and display gearing for driving or adapting display interfaces.
- System Configuration and Secure Boot — On-chip nonvolatile memory and background programming support enable single-chip configuration, secure boot options, and in-field updates.
Unique Advantages
- Compact, Integrated Solution: 640 logic elements and 79 I/Os in a 132-ball CSPBGA deliver a small-footprint FPGA for space-constrained designs.
- Embedded Memory for Local Storage: 18,432 bits of on-chip RAM provide local buffering and small FIFO support without external memory.
- Low-Power Operation: MachXO2 family low-power architecture minimizes standby and active power, supporting energy-sensitive commercial applications.
- Flexible I/O and Clocking: Programmable I/O signaling and multiple clock/PLL options simplify interfacing to diverse peripherals and timing domains.
- Reconfigurable and Secure: On-chip user flash and TransFR reconfiguration capability (family feature) enable field updates and secure single-chip configuration strategies.
Why Choose LCMXO2-640ZE-2MG132C?
The LCMXO2-640ZE-2MG132C positions itself as a compact, low-power MachXO2 FPGA option for commercial systems needing reliable programmable logic, moderate embedded memory, and flexible I/O in a small CSPBGA package. Its combination of 640 logic elements, 79 I/Os, and family-level features such as on-chip flash and advanced I/O support make it well suited for interface bridging, display and memory interface tasks, and system configuration roles.
For engineers seeking a field-programmable, single-chip solution with RoHS compliance and a commercial temperature range, this MachXO2 device offers a balanced mix of integration, reconfigurability, and power efficiency backed by the MachXO2 family feature set.
Request a quote or submit your inquiry to check pricing and availability for the LCMXO2-640ZE-2MG132C and begin integrating this MachXO2 FPGA into your next commercial design.

Date Founded: 1983
Headquarters: Hillsboro, Oregon, USA
Employees: 1,000+
Revenue: $627.7 Million
Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016