LCMXO640C-3TN144C

IC FPGA 113 I/O 144TQFP
Part Description

MachXO Field Programmable Gate Array (FPGA) IC 113 640 144-LQFP

Quantity 121 Available (as of October 8, 2026)
Product CategoryField Programmable Gate Array (FPGA)
ManufacturerLattice Semiconductor Corporation
Manufacturing StatusActive
Manufacturer Standard Lead Time20 Weeks
Datasheet

Specifications & Environmental

Device Package144-TQFP (20x20)GradeCommercialOperating Temperature0°C – 85°C
Package / Case144-LQFPNumber of I/O113Voltage1.71 V - 3.465 V
Mounting MethodSurface MountRoHS ComplianceROHS3 CompliantREACH ComplianceREACH Unaffected
Moisture Sensitivity Level3 (168 Hours)Number of LABs/CLBs80Number of Logic Elements/Cells640
Number of GatesN/AECCNEAR99HTS Code8542.39.0001
QualificationN/A

Overview of LCMXO640C-3TN144C – MachXO FPGA, 640 logic elements, 113 I/Os, 144-LQFP

The LCMXO640C-3TN144C is a MachXO family Field Programmable Gate Array (FPGA) in a 144-pin surface-mount package. It combines LUT-based logic with flexible programmable I/O to address glue logic, bus bridging, bus interfacing, power-up control and general control logic functions.

Designed for single-chip, non-volatile operation and rapid reconfiguration, this device delivers instant-on behavior and in-system update capabilities, making it suitable for embedded control and system glue applications in commercial-grade designs.

Key Features

  • Core Logic  640 logic elements (LUTs) for implementing combinational and sequential logic functions; architecture uses LUT-based routing and logic resources.
  • Memory  Approximately 6.1 Kbits of distributed RAM available in the LCMXO640 device (MachXO family memory architecture and allocation are shown in the datasheet).
  • I/O and Interface Flexibility  113 programmable I/Os with sysIO™-style flexible buffers supporting a wide range of interfaces and I/O standards documented for the MachXO family.
  • Non-volatile Configuration & In-system Updates  Single-chip non-volatile configuration for instant-on operation (no external configuration memory required). Supports JTAG programming, background programming of non-volatile memory, and in-field logic updates via TransFR™ reconfiguration.
  • Low-power Modes  Sleep mode capability enables significant static current reduction (datasheet notes up to 100× reduction in static current).
  • System Support  Family-level features include support for boundary-scan (IEEE 1149.1), onboard oscillator, and documented support from Lattice design tools for synthesis and place-and-route.
  • Package, Supply and Temperature  Surface-mount 144-pin LQFP package, commercial grade (0 °C to 85 °C), voltage supply range 1.71 V to 3.465 V. RoHS compliant.

Typical Applications

  • Glue Logic and Bus Bridging  Implement address decoding, signal multiplexing, bus width conversion and protocol adaptation without external configuration memory.
  • Power-Up and System Control  Manage power sequencing, reset control and startup logic with instant-on non-volatile configuration.
  • Control Logic and Peripheral Interfaces  Consolidate discrete control functions, peripheral interfacing and I/O conditioning in a single programmable device.
  • Field-Upgradeable Logic  In-system reconfiguration enables rapid updates and bug fixes using background programming and TransFR reconfiguration while the system is running.

Unique Advantages

  • Instant-on, single-chip configuration: Eliminates the need for external configuration memory and delivers rapid power-up behavior.
  • High I/O density in a compact package: 113 I/Os in a 144-pin surface-mount package supports dense interfacing without larger packages.
  • On-board, field-friendly updates: Reconfigure SRAM-based logic in milliseconds and program non-volatile memory via JTAG or background programming to enable in-field changes.
  • Low-power operation options: Sleep mode capability provides substantial static current reduction for power-sensitive designs.
  • Flexible supply and I/O support: Operates across a wide supply range (1.71 V–3.465 V) and uses the MachXO family’s programmable I/O buffer options to support multiple interface standards.
  • Commercial-grade, compliant packaging: Rated for 0 °C to 85 °C operation and RoHS compliant for mainstream embedded applications.

Why Choose LCMXO640C-3TN144C?

The LCMXO640C-3TN144C positions itself as a compact, non-volatile FPGA choice for designers needing instant-on behavior, robust in-system update paths and a high pin count in a 144-pin package. Its LUT-based logic resources and distributed RAM capacity suit glue logic, interface bridging and control functions in commercial applications.

Backed by MachXO family design support and documented configuration and reprogramming features, this device is well suited for product designs that require quick start-up, field updates, and flexible I/O options while maintaining a small board footprint.

Request a quote or submit a purchase inquiry for the LCMXO640C-3TN144C to receive pricing and availability information from our sales team.

Request a Quote

















    No file selected



    Our team will respond within 24 hours.


    I agree to receive newsletters and promotional emails. I can unsubscribe at any time.

    Certifications and Membership
    NQA AS9100 CMYK ANAB
    NQA AS9100 ANAB Badge
    ESD2020 Badge
    ESD2020 Association Badge
    GIDEP Badge
    GIDEP Badge
    Suntsu ERAI MemberVerification
    Suntsu ERAI Member Verification
    Available Shipping Methods
    FedEx
    UPS
    DHL
    Accepted Payment Methods
    American Express
    American Express
    Discover
    Discover
    MasterCard
    MasterCard
    Visa
    Visa
    UnionPay
    UnionPay

    Date Founded: 1983


    Headquarters: Hillsboro, Oregon, USA


    Employees: 1,000+


    Revenue: $627.7 Million


    Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016


    Featured Products
    Latest News
    keyboard_arrow_up