LFE5U-45F-7BG381C
| Part Description |
ECP5 Field Programmable Gate Array (FPGA) IC 203 1990656 44000 381-FBGA |
|---|---|
| Quantity | 526 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Lattice Semiconductor Corporation |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 20 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 381-CABGA (17x17) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 381-FBGA | Number of I/O | 203 | Voltage | 1.045 V - 1.155 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | ROHS3 Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 11000 | Number of Logic Elements/Cells | 44000 | ||
| Number of Gates | N/A | ECCN | 3A991D | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 1990656 |
Overview of LFE5U-45F-7BG381C – ECP5 Field Programmable Gate Array (FPGA) 381-FBGA
The LFE5U-45F-7BG381C is a commercial-grade FPGA from the ECP5 family by Lattice Semiconductor Corporation. It provides a mid-density programmable fabric with approximately 44,000 logic elements and about 1.99 Mbits of embedded RAM, delivered in a 381‑FBGA (381‑CABGA, 17×17) surface-mount package.
Designed for commercial embedded systems, the device combines programmable logic, dedicated DSP resources and SERDES/DDR support as described in the ECP5 family datasheet, making it suitable for applications that require moderate logic capacity, substantial on‑chip RAM and a wide set of programmable I/O options (203 I/Os).
Key Features
- Logic Capacity Approximately 44,000 logic elements providing a mid-density programmable fabric for glue logic, state machines, and custom compute blocks.
- Embedded Memory Approximately 1.99 Mbits of on-chip RAM (total RAM bits: 1,990,656) for buffering, FIFOs and local data storage.
- I/O and Programmable I/O Cells Up to 203 I/O pins and programmable I/O cell features described in the ECP5 family documentation for flexible interface implementation.
- DSP and SERDES Blocks ECP5 family architecture includes sysDSP slices and SERDES/PCS building blocks for signal processing and high-speed serial interfaces, per the family datasheet.
- Clocking and PLL Comprehensive clocking structure with sysCLOCK PLL and clock distribution elements as documented in the ECP5 family data sheet for synchronized system designs.
- DDR Memory Support Family-level DDR memory support, DQS grouping and DQS delay control blocks are included in the ECP5 architecture documentation for external memory interfaces.
- Core Voltage and Power Specified core supply range of 1.045 V to 1.155 V for predictable power design and decoupling strategy.
- Package and Mounting 381‑FBGA (supplier package 381‑CABGA, 17×17) in a surface-mount form factor suitable for compact board layouts.
- Operating Range Commercial operating temperature range of 0 °C to 85 °C.
- RoHS Compliance Device is RoHS compliant.
Typical Applications
- Commercial embedded systems Use the FPGA’s ~44,000 logic elements and 203 I/Os to implement custom control, protocol translation, and I/O aggregation in commercial products.
- Signal processing and edge compute Leverage the ECP5 family’s sysDSP slices and on-chip RAM for moderate DSP workloads and real-time data processing.
- Memory and interface bridging Employ the on-chip RAM and documented DDR support to implement buffering and protocol bridging between external memory and system logic.
- High-speed serial and connectivity Take advantage of the family SERDES and PCS building blocks for implementing serial links and interface clients where supported by the ECP5 architecture.
Unique Advantages
- Balanced mid-density resources Approximately 44,000 logic elements and 1.99 Mbits of RAM deliver a balance of logic and memory for many commercial embedded designs.
- Comprehensive I/O 203 I/Os in a compact 381‑FBGA package provide flexible external connectivity without a large board footprint.
- Family-level architecture features ECP5 family features such as sysDSP, SERDES, PLLs and programmable I/O cells give designers documented building blocks to implement common system functions.
- Predictable power domain A defined core supply range (1.045 V–1.155 V) simplifies power-supply design and verification.
- Commercial temperature rating Rated for 0 °C to 85 °C operation to match typical commercial product requirements.
- Standards-friendly supply chain RoHS compliance supports regulatory and manufacturing requirements for commercial products.
Why Choose LFE5U-45F-7BG381C?
The LFE5U-45F-7BG381C delivers a practical combination of logic density, embedded memory and I/O capability within the documented ECP5 family architecture. Its mix of DSP and SERDES building blocks, comprehensive clocking and programmable I/O make it appropriate for commercial embedded designs that require moderate on‑chip resources and flexible interfacing.
Backed by the ECP5 family datasheet and associated documentation, this part is suitable for designers who need a commercially rated FPGA with clear architecture-level features and a compact 381‑FBGA surface-mount package.
Request a quote or submit a purchase inquiry for LFE5U-45F-7BG381C today to evaluate this ECP5 family FPGA for your next commercial embedded design.

Date Founded: 1983
Headquarters: Hillsboro, Oregon, USA
Employees: 1,000+
Revenue: $627.7 Million
Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016