MPC8572CLVTAULD
| Part Description |
PowerPC e500 Microprocessor IC MPC85xx 2 Core, 32-Bit 1.333GHz 1023-FCBGA (33x33) |
|---|---|
| Quantity | 157 Available (as of October 7, 2026) |
| Product Category | Microprocessors |
|---|---|
| Part Series | MPC8572 |
| Manufacturer | NXP USA Inc. |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Core Processor | PowerPC e500 | Device Package | 1023-FCBGA (33x33) | Mounting Type | Surface Mount | ||
|---|---|---|---|---|---|---|---|
| Number of Cores/Bus Width | 2 Core, 32-Bit | Operating Temperature | -40°C – 105°C | Package / Case | Tray | ||
| Speed | 1.333GHz | Voltage | 1.5V, 1.8V, 2.5V, 3.3V |
Overview of MPC8572CLVTAULD – IC MPU MPC85XX 1.333GHZ 1023BGA
The MPC8572CLVTAULD is a PowerPC e500-based microprocessor from NXP Semiconductors, configured as a dual-core, 32-bit MPU running at 1.333 GHz in a 1023-FCBGA (33×33) package. Designed for embedded applications, it combines high-performance processing cores with integrated memory controllers and a broad set of high-speed interfaces to address communications, networking and industrial embedded system requirements.
With on-chip DDR2/DDR3 memory controllers, hardware cryptography and a true random number generator, this device delivers a balanced platform for designs that require compute throughput, secure processing and extensive I/O integration.
Key Features
- Dual PowerPC e500 Cores — Two high-performance, 32-bit Book E–enhanced cores operating at 1.333 GHz, suitable for parallel embedded processing tasks.
- L1 Caches with Parity — 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection; caches can be locked fully or per-line for deterministic behavior.
- Signal and Floating-Point APUs — Includes a signal-processing engine (SPE) APU plus embedded vector/scalar single-precision and double-precision floating-point APUs for numeric and DSP-style workloads.
- Memory Subsystem — Integrated DDR2 and DDR3 SDRAM controllers for flexible external memory choices and system memory bandwidth.
- Security Capabilities — On-chip cryptography and a hardware random number generator to support secure processing and cryptographic operations.
- Rich High-Speed Interfaces — Hardware features and controllers described in the product documentation include Ethernet (eTSEC), PCI Express, Serial RapidIO, High-Speed Serial Interfaces (HSSI), and a local bus controller (eLBC) for diverse I/O connectivity.
- Peripheral and System Support — Integrated blocks for JTAG, I2C, GPIO and programmable interrupt control to support system bring-up and peripheral management.
- Addressing and MMU — 36-bit real addressing and a memory management unit (MMU) targeted for embedded use cases requiring advanced memory mapping and protection.
- Package and Mounting — Supplied in a 1023-FCBGA (33×33) surface-mount package and provided in tray packaging.
Typical Applications
- Embedded Networking and Communications — Leverages integrated eTSEC Ethernet, PCI Express and Serial RapidIO interfaces for routing, switching and network processing platforms.
- Industrial Control and Automation — Dual cores, deterministic cache control and robust memory support make it suitable for control systems requiring concurrent processing and real-time handling.
- Data Path and Signal Processing — SPE and floating-point APUs support vector and numeric workloads commonly found in signal processing and data-plane acceleration.
- Secure Embedded Systems — On-chip cryptography and a hardware RNG provide hardware-assisted security for embedded applications that require secure boot, encryption or secure communications.
Unique Advantages
- Balanced Multi-core Performance: Two PowerPC e500 cores at 1.333 GHz provide parallel processing capability for multitasking embedded workloads.
- Integrated Memory Flexibility: Built-in DDR2/DDR3 controllers simplify memory subsystem design and offer options for different system cost and performance targets.
- Hardware Security Primitives: Cryptography and a hardware random number generator reduce software overhead for secure operations and key generation.
- Comprehensive I/O Integration: High-speed interfaces (Ethernet, PCIe, Serial RapidIO, HSSI) and peripheral controllers lower bill-of-materials and speed time to market for connected systems.
- Deterministic Cache Control: Lockable L1 instruction and data caches with parity protection help achieve predictable latency in real-time segments of an application.
- Documented Hardware Specifications: The device is supported by detailed hardware specification documentation that describes electrical, thermal and functional blocks used in system design.
Why Choose MPC8572CLVTAULD?
The MPC8572CLVTAULD positions itself as a versatile embedded processor platform combining dual PowerPC e500 cores, on-chip memory controllers, hardware security features and a broad set of high-speed interfaces. This combination supports designs that require both compute throughput and integrated I/O for communications, industrial control and secure embedded applications.
Engineers looking for a documented, high-integration MPU from NXP Semiconductors will find the MPC8572CLVTAULD suitable for systems that need scalable performance, deterministic cache control and dedicated hardware blocks for secure and high-speed data handling.
Request a quote or submit an inquiry for pricing and availability to evaluate the MPC8572CLVTAULD for your embedded design needs.

Date Founded: 2006
Headquarters: Eindhoven, North Brabant, Netherlands
Employees: 38,000+
Revenue: $10.53 Billion
Certifications and Memberships: ISO9001:2015, IATF16949:2016