EP1C6T144C8
| Part Description |
Cyclone® Field Programmable Gate Array (FPGA) IC 98 92160 5980 144-LQFP |
|---|---|
| Quantity | 680 Available (as of October 7, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 144-TQFP (20x20) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 144-LQFP | Number of I/O | 98 | Voltage | 1.425 V - 1.575 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS non-compliant | REACH Compliance | REACH Unknown | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 598 | Number of Logic Elements/Cells | 5980 | ||
| Number of Gates | N/A | ECCN | 3A991D | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 92160 |
Overview of EP1C6T144C8 – Cyclone® Field Programmable Gate Array (FPGA) IC 98 92160 5980 144-LQFP
The EP1C6T144C8 is a Cyclone® family FPGA from Intel, implemented on a 1.5-V, 0.13-µm all-layer copper SRAM process. This device provides a balanced combination of logic capacity, embedded memory, and I/O in a compact surface-mount package for commercial applications.
With 5,980 logic elements, approximately 0.092 Mbits (92,160 bits) of on-chip RAM and 98 user I/O pins, the device targets data-path processing and memory-interface designs that require integrated clocking and flexible I/O in a 144-pin TQFP/LQFP footprint. The device operates from 1.425 V to 1.575 V and is rated for 0 °C to 85 °C operation.
Key Features
- Core Architecture Based on the Cyclone family 1.5-V, 0.13-µm SRAM process, providing the family-level architecture and configuration features described in the Cyclone device handbook.
- Logic Capacity 5,980 logic elements to implement medium-complexity combinational and sequential functions.
- Embedded Memory Approximately 0.092 Mbits of on-chip RAM (92,160 bits) for FIFOs, small buffers and state storage.
- I/O Resources 98 user I/O pins suitable for peripheral interfacing and external memory connections.
- Clocking and High-speed I/O (family-level) Cyclone family features include up to two PLLs for clock multiplication/phase shifting and support for high-speed LVDS I/O (family-level capability).
- Memory Interface Support (family-level) Family-level support for external memory interfaces including DDR SDRAM, FCRAM and single-data-rate SDR SDRAM for designs requiring external memory connectivity.
- Power Single-core voltage supply range: 1.425 V to 1.575 V.
- Package & Mounting Surface-mount package: 144-LQFP. Supplier device package listed as 144-TQFP (20×20).
- Temperature & Grade Commercial-grade device rated for 0 °C to 85 °C operation.
- Environmental Compliance RoHS compliant.
Typical Applications
- Data-path Processing Implement medium-complexity data processing pipelines and custom logic blocks where integrated logic and local RAM reduce external component count.
- Memory Interface Controllers Use the device’s family-level support for DDR/FCRAM/SDR interfaces and PLL-based clocking to build external memory interface controllers.
- Embedded Control and Prototyping Rapidly prototype control logic, glue logic, and peripheral interfaces using available logic elements and I/O resources in a standard 144-pin surface-mount package.
- High-speed I/O Systems Leverage Cyclone family high-speed I/O capabilities and PLLs for designs requiring synchronized or high-rate serial/parallel interfaces.
Unique Advantages
- Balanced Logic and Memory: 5,980 logic elements paired with ~92 Kbits of on-chip RAM provide a compact platform for control, buffering, and medium-scale datapath logic.
- Flexible I/O Count: Ninety-eight user I/O pins enable diverse peripheral and memory connections without consuming large-package BOMs.
- Compact Surface-mount Package: 144-pin LQFP/TQFP packaging simplifies PCB integration for space-constrained commercial designs.
- Integrated Clocking (family-level): Up to two PLLs at the family level enable clock domain management and frequency synthesis inside the FPGA.
- Commercial Temperature and RoHS Compliance: Designed for 0 °C to 85 °C operation and RoHS compliant for standard commercial product deployments.
- Stable Supply Window: Narrow core-voltage range (1.425 V–1.575 V) supports predictable power design and regulation.
Why Choose EP1C6T144C8?
The EP1C6T144C8 delivers a practical balance of logic capacity, embedded RAM and I/O in a standard 144-pin surface-mount package for commercial embedded and data-path designs. Its Cyclone family architecture supplies family-level features such as PLL-based clocking and memory-interface support that help integrate clocking and external memory control into compact designs.
This device is suitable for engineers who need a commercially graded FPGA with moderate logic density, accessible I/O count, and RoHS compliance—providing a scalable option within Cyclone-family-based development paths and established FPGA toolflows.
Request a quote or submit a quote to obtain pricing and availability for EP1C6T144C8.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018