EP20K600CB672C8N
| Part Description |
APEX-20KC® Field Programmable Gate Array (FPGA) IC 508 311296 24320 672-BBGA |
|---|---|
| Quantity | 47 Available (as of May 5, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | RFQ |
| Datasheet |
Specifications & Environmental
| Device Package | 672-FBGA (27x27) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 672-BBGA | Number of I/O | 508 | Voltage | 1.71 V - 1.89 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | Unknown | REACH Compliance | REACH Unknown | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 2432 | Number of Logic Elements/Cells | 24320 | ||
| Number of Gates | 1537000 | ECCN | OBSOLETE | HTS Code | 0000.00.0000 | ||
| Qualification | N/A | Total RAM Bits | 311296 |
Overview of EP20K600CB672C8N – APEX-20KC FPGA, 24,320 logic elements, ~0.311 Mbits embedded memory, 672-BBGA
The EP20K600CB672C8N is an APEX 20KC programmable logic device (FPGA) in a 672-BBGA (27×27) package. It implements a MultiCore architecture combining LUT-based logic and embedded system blocks (ESBs) to deliver flexible on-chip logic and memory resources for system and interface designs.
Targeted for applications requiring substantial I/O and embedded memory, this device provides 24,320 logic elements, approximately 311,296 bits of embedded RAM, and 508 user I/O pins while operating from an internal supply range of 1.71 V to 1.89 V and a commercial temperature range of 0 °C to 85 °C.
Key Features
- Programmable Logic Core MultiCore architecture with LUT logic for register-intensive functions and dedicated carry and cascade chains for fast arithmetic and high-fan-in logic.
- Logic Capacity 24,320 logic elements (LEs) and approximately 1,537,000 system gates available for complex designs.
- Embedded Memory Approximately 0.311 Mbits (311,296 bits) of on-chip RAM provided by ESBs, usable for FIFOs, dual-port RAM, and CAM implementations.
- Clock Management Up to four phase-locked loops (PLLs), up to eight global clock signals, and timing features for reduced skew and programmable phase/delay control.
- I/O and Interface Support 508 user I/O pins with MultiVolt I/O support for 1.8 V, 2.5 V, and 3.3 V interfaces; advanced I/O standards and direct local interconnect for fast tCO/tSU timing.
- High-Speed and Memory Interfaces Device supports high-speed external memories including DDR SDRAM and ZBT SRAM and includes support for PCI Local Bus Specification, Revision 2.2 at 3.3 V operation.
- Low-Power Copper Process Fabricated on a 0.15 µm all-layer copper-metal process for lower interconnect power and improved performance.
- Package and Thermal 672-BBGA (27×27) surface-mount package; commercial operating temperature range 0 °C to 85 °C.
- Supply Voltage Internal supply specified at 1.71 V to 1.89 V with MultiVolt I/O capability.
- Standards and Design Tools Supported by Altera design ecosystem including Quartus II development tools and MegaCore functions optimized for the APEX 20KC architecture.
Typical Applications
- Memory interfaces and controllers — Implement DDR SDRAM and ZBT SRAM controllers and custom buffering using on-chip ESBs and built-in memory resources.
- High-speed I/O and protocol bridging — Use the device’s 508 I/O pins and MultiVolt support for PCI and other high-speed bus interfaces.
- Custom logic and glue logic — Replace discrete glue logic and implement complex state machines, arbiters, and protocol offloads using 24,320 logic elements.
- Data buffering and FIFO handling — Leverage ESBs for FIFO implementations and on-chip RAM to manage streaming data paths and bridging tasks.
Unique Advantages
- Substantial logic and memory in a compact package: 24,320 logic elements and roughly 0.311 Mbits of embedded RAM enable multi-function designs without external logic proliferation.
- Flexible I/O voltage support: MultiVolt I/O for 1.8 V, 2.5 V, and 3.3 V simplifies interfacing to a range of peripherals and legacy buses.
- Integrated clock control: Multiple PLLs and global clock resources reduce external clock management needs and simplify timing architectures.
- Design ecosystem support: Compatibility with Quartus II and Altera Megafunction libraries accelerates development with tested IP and automatic place-and-route.
- Performance-oriented process technology: 0.15 µm copper-metal fabrication provides improved interconnect performance and power characteristics compared to previous generations.
Why Choose EP20K600CB672C8N?
The EP20K600CB672C8N positions itself as a versatile, mid-to-high density APEX 20KC FPGA solution for system designs that require a balance of logic capacity, embedded memory, and extensive I/O. Its MultiCore architecture and ESBs deliver flexible on-chip memory and logic partitioning suitable for interface-heavy and buffering applications.
Engineers looking for a commercially graded FPGA with proven toolchain support and a broad set of I/O and clock-management features will find this device suitable for prototype-through-production use where integration, I/O flexibility, and embedded memory are primary requirements.
Request a quote or submit an inquiry to obtain pricing and availability information for EP20K600CB672C8N.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018