LCMXO2-640HC-4MG132C
| Part Description |
MachXO2 Field Programmable Gate Array (FPGA) IC 79 18432 640 132-LFBGA, CSPBGA |
|---|---|
| Quantity | 644 Available (as of October 7, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Lattice Semiconductor Corporation |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 20 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 132-CSPBGA (8x8) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 132-LFBGA, CSPBGA | Number of I/O | 79 | Voltage | 2.375 V - 3.465 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | ROHS3 Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 80 | Number of Logic Elements/Cells | 640 | ||
| Number of Gates | N/A | ECCN | EAR99 | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 18432 |
Overview of LCMXO2-640HC-4MG132C – MachXO2 FPGA, 640 Logic Elements, 79 I/Os
The LCMXO2-640HC-4MG132C is a commercial-grade MachXO2 field programmable gate array (FPGA) in a 132-ball CSPBGA (8×8) surface-mount package. It provides a compact, low-power programmable logic option with 640 logic elements and 79 general-purpose I/Os for system control, interface bridging and mid-density logic integration.
Designed for FPGA-based glue logic, interface adaptation and control tasks, this device balances on-chip memory, flexible I/O and non-volatile configuration to simplify system design and reduce component count.
Key Features
- Core Logic 640 logic elements (LUT4-based architecture) delivering mid-range programmable logic capacity suitable for control, protocol bridging and glue logic.
- Memory Approximately 18 kbits of embedded block RAM (EBR) plus approximately 5 kbits of distributed RAM, and 24 kbits of on-chip user flash memory for non-volatile configuration and small data storage.
- I/O and Package 79 I/Os in a 132-LFBGA / CSPBGA (8×8) package; surface-mount mounting for compact board designs. I/Os support a broad set of interface standards as defined by the MachXO2 family.
- Power Operates from a single supply in the 2.375 V to 3.465 V range and includes ultra low power capabilities (family-level standby modes as specified in the MachXO2 data sheet).
- Clocking and Timing Family-level support includes multiple primary clocks and dedicated DDR gearing for source-synchronous I/O; device-specific clock resources referenced in the MachXO2 family documentation.
- Non-volatile, Reconfigurable On-chip user flash enables instant-on and single-chip non-volatile configuration with support for in-field reconfiguration and background programming.
- System and Reliability On-chip hardened functions such as SPI, I²C and timers/counters simplify system integration; device is RoHS compliant and specified for commercial operating temperatures.
- Operating Range Commercial temperature grade: 0 °C to 85 °C.
Typical Applications
- Display and Video Interfaces Use the device’s source-synchronous I/O and display gearing capability to implement display timing, signal adaptation and lightweight video interface control.
- Memory Interface Bridging Leverage dedicated DDR/DDR2/LPDDR support at the family level for memory buffering, DQS handling and protocol bridging in mid-density applications.
- System Control and Glue Logic Implement board-level control, protocol translation and peripheral aggregation using the device’s logic fabric, embedded RAM and on-chip user flash for configuration.
- Non-volatile Configuration and Instant-On On-chip user flash enables secure, single-chip configuration and in-field updates for systems requiring fast startup and field reprogramming.
Unique Advantages
- Mid-density integration: 640 logic elements provide a balance between capacity and board-level cost for control and interface functions.
- On-chip non-volatile memory: 24 kbits of user flash for configuration and small persistent storage reduces the need for external configuration flash.
- Flexible memory resources: Embedded block RAM and distributed RAM provide localized storage for FIFOs, small buffers and lookup tables.
- Compact package with extensive I/O: 79 I/Os in a 132-LFBGA (CSPBGA) footprint enables dense I/O routing in space-constrained designs.
- Low-voltage single-supply operation: Wide supply range (2.375 V to 3.465 V) simplifies power-rail design and supports common system voltages.
- Commercial-grade, RoHS compliant: Specified for 0 °C to 85 °C operation and compliant with RoHS requirements for lead-free assembly.
Why Choose LCMXO2-640HC-4MG132C?
This MachXO2 FPGA device is positioned for designers who need a compact, non-volatile programmable logic element with balanced resources—logic, on-chip RAM and user flash—plus a broad set of I/O in a small CSPBGA package. Its single-supply operation, reprogrammable flash and family-proven I/O architecture make it suitable for system control, interface bridging and display or memory interface tasks in commercial applications.
With commercial temperature rating, RoHS compliance and the MachXO2 family feature set, the LCMXO2-640HC-4MG132C offers a practical combination of integration and flexibility that helps reduce BOM count and speed time-to-market for mid-density FPGA applications.
Request a quote or submit an inquiry to initiate procurement or to obtain volume pricing and availability information.

Date Founded: 1983
Headquarters: Hillsboro, Oregon, USA
Employees: 1,000+
Revenue: $627.7 Million
Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016