LCMXO640C-5TN100C
| Part Description |
MachXO Field Programmable Gate Array (FPGA) IC 74 640 100-LQFP |
|---|---|
| Quantity | 61 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Lattice Semiconductor Corporation |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 20 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 100-TQFP (14x14) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 100-LQFP | Number of I/O | 74 | Voltage | 1.71 V - 3.465 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | ROHS3 Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 80 | Number of Logic Elements/Cells | 640 | ||
| Number of Gates | N/A | ECCN | EAR99 | HTS Code | 8542.39.0001 | ||
| Qualification | N/A |
Overview of LCMXO640C-5TN100C – MachXO Field Programmable Gate Array (FPGA) IC 74 640 100-LQFP
The LCMXO640C-5TN100C is a MachXO family non-volatile FPGA offered in a 100‑pin LQFP surface-mount package. It combines an array of logic CLBs and flexible programmable I/O to address glue logic, bus bridging/interfacing, power-up control and general control-logic roles in commercial electronic designs.
Designed for instant-on single-chip deployment, the device delivers 80 CLBs (640 logic elements) with approximately 6.1 Kbits of distributed RAM, 74 I/Os, and multi‑voltage I/O support—enabling compact, low‑component-count solutions across a range of 1.71 V to 3.465 V supply designs within a 0 °C to 85 °C operating range.
Key Features
- Non‑volatile, instant-on architecture Single-chip non‑volatile configuration for microsecond power-up and no external configuration memory required.
- Reconfiguration and in-field updates Supports in-field logic updates and background programming of non‑volatile memory for rapid design iteration and field upgrades.
- Low‑power operation and sleep mode Sleep mode enables significant static current reduction to conserve power in standby or low‑activity states.
- Logic array 80 CLBs delivering 640 logic elements for implementing glue logic, control finite-state machines, and interface logic.
- Embedded and distributed memory Approximately 6.1 Kbits of distributed RAM for small buffers, FIFOs, and register storage.
- Flexible programmable I/O 74 I/Os with sysIO buffer support for multiple signaling standards and a wide voltage range to interface with diverse peripherals.
- Package and mounting 100‑pin LQFP (14 × 14 mm) surface-mount package for easy PCB assembly and prototyping.
- Commercial grade and compliance Commercial temperature grade (0 °C to 85 °C) and RoHS compliant.
Typical Applications
- Glue Logic and System Glue Replace discrete logic with compact, reconfigurable CLBs to simplify PCB routing and reduce BOM.
- Bus Bridging and Protocol Conversion Implement bus interfacing and feature translation between legacy and modern subsystems using flexible I/O and programmable logic.
- Power‑Up and Reset Control Centralize power sequencing, reset control and supervisory logic with instant-on non‑volatile configuration.
- Control and User Interface Logic Implement finite-state machines, button/debouncing logic, LED control and simple UI controllers in a single device.
Unique Advantages
- Instant-on single-chip solution: Eliminates external configuration memory and delivers microsecond startup for faster system readiness.
- Field reprogrammability: In-field logic updates and background programming reduce service windows and enable post-deployment feature updates.
- Reduced system BOM: Integrated programmable I/O and distributed RAM reduce the need for discrete glue logic and peripheral components.
- Power savings: Sleep mode provides substantial static current reduction for energy-conscious designs.
- Design flexibility: 640 logic elements with 74 I/Os in a compact 100‑pin LQFP package fits space-constrained boards without sacrificing interfacing options.
- Regulatory readiness: RoHS compliance supports modern manufacturing and environmental requirements.
Why Choose LCMXO640C-5TN100C?
The LCMXO640C-5TN100C positions itself as a compact, reconfigurable, single‑chip solution for designers who need instant-on behavior, flexible I/O, and modest logic capacity. Its 80 CLBs (640 logic elements), distributed RAM and 74 I/Os in a 100‑pin LQFP package make it well suited for glue logic, control functions, and bus interfacing in commercial applications.
Choose this MachXO device when you want to reduce system complexity and part count while retaining the ability to update logic in-field and manage power with a low‑overhead, non‑volatile FPGA architecture backed by the MachXO family feature set.
Request a quote or submit an inquiry to receive pricing and availability for the LCMXO640C-5TN100C. Our team can provide lead-time information and support for your evaluation and production needs.

Date Founded: 1983
Headquarters: Hillsboro, Oregon, USA
Employees: 1,000+
Revenue: $627.7 Million
Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016