M2GL005-1FGG484
| Part Description |
IGLOO2 Field Programmable Gate Array (FPGA) IC 209 719872 6060 484-BGA |
|---|---|
| Quantity | 282 Available (as of October 7, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Microchip Technology |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 10 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 484-FPBGA (23x23) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 484-BGA | Number of I/O | 209 | Voltage | 1.14 V - 2.625 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | ROHS3 Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 6060 | Number of Logic Elements/Cells | 6060 | ||
| Number of Gates | N/A | ECCN | 3A991D | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 719872 |
Overview of M2GL005-1FGG484 – IGLOO2 FPGA, 6,060 logic elements, ~0.72 Mbit RAM, 209 I/Os, 484-BGA
The M2GL005-1FGG484 is a commercial-grade IGLOO2 Field Programmable Gate Array (FPGA) from Microchip Technology. It combines flash-based FPGA fabric based on the IGLOO2 architecture with a high-pin-count 484-BGA package to serve compact embedded and communications designs requiring moderate logic density, on-chip RAM, and extensive I/O.
Designed for low-power, secure and reliable programmable logic, this device targets applications that need flexible I/O, on-chip memory, and series-level high-performance interfaces such as SERDES and DDR memory controllers described by the IGLOO2 family.
Key Features
- Logic Fabric Efficient IGLOO2 architecture with 4-input LUT fabric and carry chains; device provides 6,060 logic elements for implementing custom logic and control functions.
- Embedded Memory Total on-chip RAM of 719,872 bits—approximately 0.72 Mbit—suitable for buffering, state storage and small data tables.
- High-Speed Interfaces (Family-level) IGLOO2 family architecture includes high-performance serial interfaces and memory controllers such as SERDES lanes, PCIe and DDR2/DDR3 controllers as part of the series feature set.
- DSP and Math Resources (Family-level) The IGLOO2 family includes mathblocks for DSP acceleration and signed/unsigned multiplies with wide accumulators as an architectural capability.
- Flexible I/O and Voltage Range 209 user I/O pins with multi-standard I/O support in the IGLOO2 family and a device supply voltage range of 1.14 V to 2.625 V to accommodate different I/O and core requirements.
- Package & Mounting 484-ball BGA in a 484-FPBGA (23 × 23) footprint for high pin count in a surface-mount package.
- Commercial Temperature & Compliance Rated for 0 °C to 85 °C operating temperature and RoHS compliant for environmental regulatory requirements.
- Security & Reliability (Family-level) IGLOO2 series includes flash-based nonvolatile fabric and security features such as encrypted bitstreams, device certificates and anti-tamper capabilities described at the family level.
Typical Applications
- High‑speed communications Implement PHY interfaces, SERDES bridging or PCIe endpoints using the IGLOO2 family’s high-performance serial interface capabilities.
- Memory interface and buffering Use on-chip RAM alongside the family’s DDRx memory controller features to manage DRAM interfaces and data buffering in embedded systems.
- Embedded control and glue logic Leverage 6,060 logic elements and 209 I/Os for control, protocol adaptation and peripheral aggregation in compact embedded designs.
- Secure systems Deploy encrypted bitstream and anti-tamper features from the IGLOO2 family for designs with supply-chain assurance and enhanced device security needs.
Unique Advantages
- Compact logic density: 6,060 logic elements provide a practical balance of capacity and board area for moderate-complexity FPGA functions.
- On-chip RAM for buffering: Approximately 0.72 Mbit of total RAM supports local data storage and small FIFOs without external memory for many control and protocol tasks.
- Extensive I/O: 209 user I/Os in a 484‑BGA package give flexibility for multiple peripherals, buses and external interfaces on space-constrained PCBs.
- Flexible supply range: Operates across 1.14 V to 2.625 V supply conditions to support varying core and I/O voltage requirements.
- Commercial-grade and RoHS compliant: Rated for 0 °C to 85 °C for mainstream embedded and communications products and compliant with RoHS environmental standards.
- IGLOO2 family architecture: Access to series-level capabilities—such as low-power flash-based fabric, SERDES, DDR controllers and DSP mathblocks—enables scalable designs built on a consistent architecture.
Why Choose M2GL005-1FGG484?
The M2GL005-1FGG484 combines the IGLOO2 family’s secure, low-power FPGA architecture with a practical mix of logic, on-chip RAM and a high I/O count in a 484-BGA package. It is well suited to designers who need moderate logic density, flexible I/O and embedded memory in a commercial-temperature, RoHS-compliant package.
Choose this part when you require a reliable, flash-based FPGA building block from Microchip Technology that aligns with IGLOO2 family capabilities—offering integration and architectural features that support communications, memory interfacing, control and secure embedded applications.
Request a quote or submit an inquiry to receive pricing, availability, and technical support for the M2GL005-1FGG484.

Date Founded: 1989
Headquarters: Chandler, Arizona, USA
Employees: 22,000+
Revenue: $8.349 Billion
Certifications and Memberships: ISO9001:2015, IATF16949:2016, AS 9100D