10AX066K2F40E1HG
| Part Description |
Arria 10 GX Field Programmable Gate Array (FPGA) IC 696 49610752 660000 1517-BBGA, FCBGA |
|---|---|
| Quantity | 427 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 12 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 1517-FBGA (40x40) | Grade | Extended | Operating Temperature | 0°C – 100°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 1517-BBGA, FCBGA | Number of I/O | 696 | Voltage | 870 mV - 980 mV | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 250540 | Number of Logic Elements/Cells | 660000 | ||
| Number of Gates | N/A | ECCN | 5A002A1 | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 49610752 |
Overview of 10AX066K2F40E1HG – Arria 10 GX FPGA (1517-BBGA FCBGA)
The 10AX066K2F40E1HG is an Intel Arria 10 GX field programmable gate array (FPGA) in a 1517-ball BGA FCBGA package. It belongs to the Arria 10 device family, a 20 nm mid-range FPGA family designed for high-performance, power-efficient midrange applications and SoCs.
Targeted markets and use cases called out for the Arria 10 family include wireless, wireline, broadcast, computing and storage, medical imaging, and military applications where a balance of performance and power efficiency is required.
Key Features
- Core Logic Capacity 660,000 logic elements provide the core programmable fabric for complex RTL implementations and custom acceleration.
- Embedded Memory 49,610,752 total RAM bits of on-device memory to support buffering, packet processing, and in-system data structures.
- I/O Density 696 I/O pins for high-pin-count connectivity to external devices, memory, and board-level interfaces.
- Transceivers and High-Speed Interfaces Family-level features include low-power serial transceivers, enhanced PCS hard IP for Interlaken and 10 Gbps Ethernet, and PCIe Gen1/Gen2/Gen3 Hard IP support for high-bandwidth I/O.
- DSP and Clocking Variable-precision DSP blocks and rich clock networks with PLL sources enable flexible signal processing and timing architectures (family-level capabilities).
- Configuration and Reconfiguration Supports FPGA configuration modes and family-level options for dynamic and partial reconfiguration to update function without full device reload.
- Power and Supply Operates from a core voltage supply range of 870 mV to 980 mV, reflecting the device's 20 nm power architecture and power-efficiency focus.
- Package and Mounting Surface-mount 1517-BBGA (1517-FBGA, 40×40) package for compact board designs and high I/O density.
- Temperature and Grade Extended-grade device with specified operating temperature range of 0 °C to 100 °C.
- Compliance RoHS compliant.
Typical Applications
- Wireless Infrastructure Channel and switch card implementations in remote radio heads and mobile backhaul using programmable logic and transceivers.
- High-Speed Networking 40G/100G muxponders, transponders, and line-card applications leveraging embedded memory and hard IP for packet processing and high-speed serial links.
- Broadcast and Media Studio switches, video conferencing, and professional audio/video processing where large memory and DSP blocks enable real-time media workflows.
- Compute and Storage Acceleration Flash cache, server acceleration, and cloud compute offload that exploit the device’s logic capacity, DSP resources, and PCIe hard IP.
- Medical and Defense Systems Diagnostic imaging and radar/electronic warfare subsystems that require a balance of performance and power efficiency.
Unique Advantages
- High logic capacity: 660,000 logic elements enable complex custom logic and acceleration tasks on a single device.
- Substantial on-chip memory: Nearly 50 million bits of embedded RAM support deep buffering and stateful algorithms without immediate external memory dependence.
- High I/O count: 696 I/O pins provide flexibility for multi-channel interfaces and dense board-level integration.
- Family-level high-speed IP: Built-in support for PCIe Gen1/Gen2/Gen3, Interlaken enhancements, and 10 Gbps Ethernet reduces external IP development and integration effort.
- Power-optimized 20 nm architecture: Core supply range of 870–980 mV and family power-management features support power-sensitive designs.
- Extended temperature grade: Rated for 0 °C to 100 °C to match many commercial and industrial board-level environments where extended-range operation is required.
Why Choose 10AX066K2F40E1HG?
The 10AX066K2F40E1HG Arria 10 GX device combines a high logic element count, large embedded memory, and extensive I/O to address midrange, performance-sensitive FPGA applications. It is positioned for designers who need a balance of programmable capacity, on-chip memory, and high-speed interface support within a compact FCBGA package.
Built on the Arria 10 family architecture, this device targets midrange applications that prioritize power efficiency and integration while leveraging family-level capabilities such as advanced transceivers, DSP resources, and hard IP for PCIe and Ethernet. Its extended-grade rating and RoHS compliance support deployment in a broad set of commercial and industrial use cases.
Request a quote or submit an inquiry for pricing and availability to evaluate 10AX066K2F40E1HG for your next design.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018