LFE5UM-25F-6MG285C

IC FPGA 118 I/O 285CSFBGA
Part Description

ECP5 Field Programmable Gate Array (FPGA) IC 118 1032192 24000 285-LFBGA, CSPBGA

Quantity 521 Available (as of October 8, 2026)
Product CategoryField Programmable Gate Array (FPGA)
ManufacturerLattice Semiconductor Corporation
Manufacturing StatusActive
Manufacturer Standard Lead Time20 Weeks
Datasheet

Specifications & Environmental

Device Package285-CSFBGA (10x10)GradeCommercialOperating Temperature0°C – 85°C
Package / Case285-LFBGA, CSPBGANumber of I/O118Voltage1.045 V - 1.155 V
Mounting MethodSurface MountRoHS ComplianceROHS3 CompliantREACH ComplianceREACH Unaffected
Moisture Sensitivity Level3 (168 Hours)Number of LABs/CLBs6000Number of Logic Elements/Cells24000
Number of GatesN/AECCNEAR99HTS Code8542.39.0001
QualificationN/ATotal RAM Bits1032192

Overview of LFE5UM-25F-6MG285C – ECP5 Field Programmable Gate Array (FPGA) IC, 24,000 logic elements

The LFE5UM-25F-6MG285C is an ECP5 family FPGA provided in a 285-LFBGA / CSPBGA package for surface-mount applications. It integrates 24,000 logic elements with approximately 1.03 Mbits of embedded RAM and provides 118 general-purpose I/Os, supporting configurable digital logic and system-level integration for commercial applications.

On-chip architecture details referenced in the ECP5 family datasheet include programmable I/O cells, clocking and PLL resources, SERDES and physical coding sublayer blocks, DDR memory support, and DSP-oriented resources—enabling implementation of custom logic, memory interfaces, and serial links within a compact, surface-mount package.

Key Features

  • Logic Capacity  24,000 logic elements (logic element cells) suitable for mid-range programmable logic designs.
  • Embedded Memory  Approximately 1.03 Mbits of on-chip RAM (1,032,192 bits) for buffering, FIFOs, and local data storage.
  • I/O  118 user I/O pins in the device package to support a variety of parallel and serial interfaces.
  • Clocking and Timing  ECP5 family clocking architecture including sysCLOCK PLL and a dedicated clock distribution network as described in the datasheet.
  • High-speed Serial and PHY  On-die SERDES blocks and physical coding sublayer resources are part of the ECP5 family architecture for serial connectivity and protocol implementations.
  • DDR Memory Support  Device family documentation lists DDR memory support and DQS grouping features for external memory interfacing.
  • DSP and Logic Slices  sysDSP slices and configurable slice architecture are included in the family feature set for arithmetic and signal processing logic.
  • Configuration and Reliability  Datasheet references enhanced configuration options, Single Event Upset (SEU) support, and IEEE 1149.1 boundary scan for testability.
  • Power  Core supply range specified at 1.045 V to 1.155 V.
  • Package and Mounting  285-LFBGA / CSPBGA package (supplier device package: 285-CSFBGA, 10×10) with surface-mount mounting type.
  • Temperature and Grade  Commercial grade; operating temperature 0 °C to 85 °C.
  • Compliance  RoHS compliant.

Typical Applications

  • DDR memory interfacing  Implement DDR memory controllers and data buffering using the device family’s documented DDR support and DQS grouping.
  • Serial connectivity and protocol bridging  Deploy SERDES and PCS resources for high-speed serial links and protocol adaptation.
  • DSP and signal processing  Use sysDSP slices and embedded RAM to implement pipelined arithmetic, filtering, and streaming data paths.
  • Custom logic and system glue  Leverage 24k logic elements and 118 I/Os to create custom interfaces, glue logic, and control functions in compact surface-mount designs.

Unique Advantages

  • Mid-range logic density: 24,000 logic elements provide a balance of capacity for complex glue logic and subsystem implementation without requiring larger family devices.
  • On-chip memory resource: Approximately 1.03 Mbits of embedded RAM reduces external memory needs for many buffering and local storage tasks.
  • Flexible I/O count: 118 I/Os enable diverse interfacing options for parallel buses, control signals, and I/O-heavy subsystems.
  • Integrated serial PHY resources: SERDES and PCS blocks in the family simplify implementation of serial links without adding discrete PHY devices.
  • Compact surface-mount package: 285-LFBGA / CSPBGA (285-CSFBGA, 10×10) supports space-constrained PCB layouts while providing thermal and routing accommodations for dense designs.
  • Commercial operating range and RoHS compliance: Device is specified for 0 °C to 85 °C operation and is RoHS compliant for standard commercial applications.

Why Choose LFE5UM-25F-6MG285C?

The LFE5UM-25F-6MG285C positions ECP5 family capabilities—logic, embedded memory, programmable I/O, serial PHY blocks, and documented clocking and configuration resources—into a compact 285-LFBGA surface-mount package for commercial applications. Its combination of 24,000 logic elements and roughly 1.03 Mbits of on-chip RAM makes it applicable for mid-range digital designs requiring on-chip storage and flexible I/O.

Choose this device when you need a commercially graded FPGA solution with documented DDR memory support, SERDES/PCS resources, DSP-oriented slices, and enhanced configuration features as described in the ECP5 family datasheet. The controlled core voltage range and package options facilitate predictable power and PCB integration for production designs.

Request a quote or submit a quotation request to evaluate LFE5UM-25F-6MG285C for your next commercial FPGA design.

Request a Quote

















    No file selected



    Our team will respond within 24 hours.


    I agree to receive newsletters and promotional emails. I can unsubscribe at any time.

    Certifications and Membership
    NQA AS9100 CMYK ANAB
    NQA AS9100 ANAB Badge
    ESD2020 Badge
    ESD2020 Association Badge
    GIDEP Badge
    GIDEP Badge
    Suntsu ERAI MemberVerification
    Suntsu ERAI Member Verification
    Available Shipping Methods
    FedEx
    UPS
    DHL
    Accepted Payment Methods
    American Express
    American Express
    Discover
    Discover
    MasterCard
    MasterCard
    Visa
    Visa
    UnionPay
    UnionPay

    Date Founded: 1983


    Headquarters: Hillsboro, Oregon, USA


    Employees: 1,000+


    Revenue: $627.7 Million


    Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016


    Featured Products
    Latest News
    keyboard_arrow_up