AGL600V5-CS281

IC FPGA 215 I/O 281CSP
Part Description

IGLOO Field Programmable Gate Array (FPGA) IC 215 110592 13824 281-TFBGA, CSBGA

Quantity 1,073 Available (as of May 5, 2026)
Product CategoryField Programmable Gate Array (FPGA)
ManufacturerMicrochip Technology
Manufacturing StatusActive
Manufacturer Standard Lead Time8 Weeks
Datasheet

Specifications & Environmental

Device Package281-CSP (10x10)GradeCommercialOperating Temperature0°C – 70°C
Package / Case281-TFBGA, CSBGANumber of I/O215Voltage1.425 V - 1.575 V
Mounting MethodSurface MountRoHS ComplianceRoHS non-compliantREACH ComplianceREACH Unaffected
Moisture Sensitivity Level3 (168 Hours)Number of LABs/CLBs13824Number of Logic Elements/Cells13824
Number of Gates600000ECCN3A991DHTS Code8542.39.0001
QualificationN/ATotal RAM Bits110592

Overview of AGL600V5-CS281 – IGLOO Low-Power Flash FPGA, 600,000 Gates, 13,824 Logic Elements

The AGL600V5-CS281 is an IGLOO family flash-based FPGA in a 281-TFBGA (CSBGA) surface-mount package. It provides approximately 600,000 system gates with 13,824 logic elements and a large I/O count for medium-to-high density embedded designs. With on-chip nonvolatile flash and low-power modes, this device targets applications that require reprogrammability, low standby power, and a compact package footprint.

Key Features

  • Logic Capacity  Approximately 600,000 system gates and 13,824 logic elements for complex glue-logic, control, and data-path implementations.
  • Embedded Memory  Total on-chip RAM of 110,592 bits (≈110.6 kbits) to support buffering, FIFOs and small local data storage; IGLOO family devices also include on-chip FlashROM for configuration storage.
  • I/O and Voltage  215 I/Os with support for mixed-voltage bank operation. Core supply requirement for this device is specified at 1.425 V to 1.575 V.
  • Low-Power Operation  Flash*Freeze and Low Power Active modes from the IGLOO family enable ultra-low standby currents (family-level figures include Flash*Freeze down to 5 μW and low-power active from 12 μW), helping reduce system power during idle states.
  • Clocking and PLL  Integrated clock-conditioning resources in the IGLOO family, including multiple CCC blocks and an integrated PLL, enable flexible clock generation and conditioning on-chip.
  • In-System Programming & Security  Supports in-system programming with on-chip 128-bit AES decryption (JTAG/IEEE 1532-compliant) and FlashLock® security features as provided by the IGLOO family.
  • Package & Mounting  281-TFBGA (CSBGA) package, supplier device package listed as 281-CSP (10×10), designed for surface-mount PCB assembly.
  • Operating Conditions  Commercial-grade device specified for 0 °C to 70 °C operating temperature and RoHS compliance.
  • Performance  Family-level system performance guidance indicates operation up to 250 MHz (1.5 V systems) and 160 MHz (1.2 V systems).

Typical Applications

  • Embedded Control and Glue Logic  Use as a compact, reprogrammable control fabric for coordinating peripherals, power sequencing, and board-level logic.
  • Low-Power System Management  Leverage Flash*Freeze and low-power active modes to implement system supervision, keyboard or sensor wake logic, and power-domain control with minimal standby current.
  • Interface Aggregation  High I/O count enables aggregation and conditioning of multiple digital interfaces and level translation in mixed-voltage systems.
  • Secure In-System Updates  On-chip flash and AES-based ISP enable secure field updates and design protection in deployed equipment.

Unique Advantages

  • Nonvolatile, Instant-On Configuration: Flash-based configuration retains the programmed design without external configuration memory, simplifying system boot and reducing BOM.
  • Low Standby Power: Flash*Freeze and low-power active capabilities allow significant reduction of system standby energy use while retaining SRAM/register data and device functionality.
  • High I/O Density in a Compact Package: 215 I/Os in a 281-TFBGA footprint support dense board designs where board real estate is constrained.
  • Integrated Clocking: On-chip clock-conditioning blocks and an integrated PLL reduce the need for external clock management components.
  • Secure In-System Programming: Built-in AES decryption and FlashLock features enable controlled, secure firmware updates and IP protection.

Why Choose AGL600V5-CS281?

The AGL600V5-CS281 positions itself as a compact, low-power FPGA option within the IGLOO flash-FPGA family, combining a substantial gate and logic-element count with a high I/O count and on-chip nonvolatile configuration. Its low-power modes and integrated security/ISP capabilities make it suitable for embedded designs that require reprogrammability, secure updates, and power-conscious operation.

Designed for commercial applications with a surface-mount 281-TFBGA package and a defined core supply range of 1.425 V to 1.575 V, this device is a practical choice for system designers seeking a balance of integration, reprogrammability, and energy-efficient standby behavior.

If you would like pricing, availability, or a formal quote for AGL600V5-CS281, submit a request or inquiry and a sales contact will respond with product and ordering details.

Request a Quote

















    No file selected



    Our team will respond within 24 hours.


    I agree to receive newsletters and promotional emails. I can unsubscribe at any time.

    Certifications and Membership
    NQA AS9100 CMYK ANAB
    NQA AS9100 ANAB Badge
    ESD2020 Badge
    ESD2020 Association Badge
    GIDEP Badge
    GIDEP Badge
    Suntsu ERAI MemberVerification
    Suntsu ERAI Member Verification
    Available Shipping Methods
    FedEx
    UPS
    DHL
    Accepted Payment Methods
    American Express
    American Express
    Discover
    Discover
    MasterCard
    MasterCard
    Visa
    Visa
    UnionPay
    UnionPay

    Date Founded: 1989


    Headquarters: Chandler, Arizona, USA


    Employees: 22,000+


    Revenue: $8.349 Billion


    Certifications and Memberships: ISO9001:2015, IATF16949:2016, AS 9100D


    Featured Products
    Latest News
    keyboard_arrow_up