LCMXO1200C-3T100C
| Part Description |
MachXO Field Programmable Gate Array (FPGA) IC 73 9421 1200 100-LQFP |
|---|---|
| Quantity | 942 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Lattice Semiconductor Corporation |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 100-TQFP (14x14) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 100-LQFP | Number of I/O | 73 | Voltage | 1.71 V - 3.465 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS non-compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 150 | Number of Logic Elements/Cells | 1200 | ||
| Number of Gates | N/A | ECCN | EAR99 | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 9421 |
Overview of LCMXO1200C-3T100C – MachXO FPGA, 73 I/O, 9,421‑bit RAM, 1,200 logic elements, 100‑LQFP
The LCMXO1200C-3T100C is a MachXO family field programmable gate array (FPGA) in a 100‑pin LQFP package optimized for glue logic, bus interfacing and control applications. It combines non‑volatile instant‑on operation with a compact FPGA architecture that includes 1,200 logic elements and on‑chip memory to implement control, bridging and sequencing functions without external configuration memory.
Designed for commercial applications, the device offers flexible I/O options, low‑power modes and in‑field reconfiguration capabilities, making it suitable for space‑constrained embedded systems requiring quick startup and on‑device programmability.
Key Features
- Core Logic — 1,200 logic elements (LUT‑based) provide the programmable fabric for glue logic, finite state machines and simple protocol bridging.
- On‑Chip Memory — 9,421 total RAM bits (approximately 9.2 Kbits of embedded block RAM available for state, FIFOs and small data buffers).
- I/O Density — 73 general purpose I/Os available in the 100‑LQFP package to support parallel interfaces, control signals and bus connections.
- Non‑Volatile, Instant‑On — Single‑chip non‑volatile configuration enables instant‑on startup without external configuration memory and supports background programming of non‑volatile memory.
- Reconfiguration & Programming — Supports in-field reconfiguration and JTAG programming; TransFR™ Reconfiguration (TFR) allows updates while the system operates.
- Flexible I/O Standards — Programmable sysIO buffers support a wide range of interfaces (multiple LVCMOS levels, LVTTL, PCI, LVDS variants and other high‑speed I/O standards as supported by the MachXO family).
- On‑Chip Clocking — MachXO family devices include analog PLL(s) for clock multiply/divide and phase shifting; the MachXO1200 class includes one PLL.
- Power & Voltage — Operates from 1.71 V to 3.465 V supply rails and includes a sleep mode for substantial static current reduction.
- Package & Grade — Surface mount 100‑LQFP (14 × 14 mm) package, commercial grade with an operating temperature range of 0 °C to 85 °C.
- Standards & Compliance — RoHS compliant; supports IEEE 1149.1 boundary scan and IEEE 1532 in‑system programming as part of MachXO family features.
Typical Applications
- Glue Logic & System Control — Implement power‑up sequencing, reset logic and board‑level control functions with compact, non‑volatile config and instant startup.
- Bus Bridging & Interfacing — Bridge different bus protocols or adapt signal levels using the device’s flexible I/O and programmable logic resources.
- User Interface Control — Manage buttons, LEDs, keypads and simple display control where quick startup and reliable control logic are required.
- Peripheral and Sensor Interfacing — Aggregate and preprocess signals from sensors or peripherals before handing off to a host processor.
Unique Advantages
- Instant‑on non‑volatile configuration: Eliminates the need for external configuration memory and delivers microsecond startup for immediate system responsiveness.
- Compact, integrated solution: Combines 1,200 logic elements and approximately 9.2 Kbits of on‑chip RAM in a 100‑LQFP package to reduce board area and BOM complexity.
- Flexible I/O and clocking: Programmable I/O buffers and an on‑chip PLL provide adaptability to multiple interface standards and clocking schemes.
- Field update capability: In‑system and background programming plus TransFR reconfiguration allow in‑field logic updates without full system downtime.
- Low‑power modes: Sleep mode reduces static current for power‑sensitive applications.
- Design tool support: MachXO family support in Lattice ispLEVER design flow enables synthesis, place‑and‑route and timing verification for efficient development.
Why Choose LCMXO1200C-3T100C?
The LCMXO1200C-3T100C positions itself as a compact, non‑volatile FPGA ideal for board‑level control, bus interfacing and glue logic where instant startup and in‑field reconfigurability matter. Its combination of 1,200 logic elements, on‑chip memory and 73 I/Os in a 100‑LQFP package delivers a highly integrated solution that simplifies BOM and layout for commercial embedded designs.
With flexible I/O support, an onboard PLL and the ability to program and update logic in the field, this MachXO device is well suited for designers who need fast time‑to‑operation, straightforward integration and the ability to iterate firmware and hardware behaviors without additional configuration components.
Request a quote or submit your procurement inquiry to receive pricing and availability for the LCMXO1200C-3T100C.

Date Founded: 1983
Headquarters: Hillsboro, Oregon, USA
Employees: 1,000+
Revenue: $627.7 Million
Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016