LCMXO640E-3MN132C
| Part Description |
MachXO Field Programmable Gate Array (FPGA) IC 101 640 132-LFBGA, CSPBGA |
|---|---|
| Quantity | 1,482 Available (as of October 7, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Lattice Semiconductor Corporation |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 20 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 132-CSPBGA (8x8) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 132-LFBGA, CSPBGA | Number of I/O | 101 | Voltage | 1.14 V - 1.26 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | ROHS3 Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 80 | Number of Logic Elements/Cells | 640 | ||
| Number of Gates | N/A | ECCN | EAR99 | HTS Code | 8542.39.0001 | ||
| Qualification | N/A |
Overview of LCMXO640E-3MN132C – MachXO Field Programmable Gate Array, 640 logic elements, 101 I/Os, 132‑LFBGA
The LCMXO640E-3MN132C is a MachXO family non-volatile FPGA packaged in a 132-ball LFBGA (8×8 mm) format. It provides 640 logic elements and 101 user I/Os in a compact surface-mount package, optimized for glue logic, bus bridging, bus interfacing, power-up control and general system control functions.
Designed for fast, single-chip configuration and field reprogramming, this device targets embedded and system designs that require instant-on behavior, secure single-chip configuration, and straightforward density migration within the MachXO family.
Key Features
- Non-volatile, instant-on configuration – Single-chip solution with no external configuration memory required; device powers up and configures in microseconds.
- 640 logic elements – Provides flexible LUT-based logic capacity suitable for glue logic and interface bridging tasks.
- 101 I/Os in 132‑LFBGA (8×8 mm) – High pin count in a compact 132-ball CSPBGA package for dense I/O connectivity while minimizing PCB area; surface-mount mounting.
- Distributed and embedded memory (family data) – MachXO family devices support distributed RAM; the LCMXO640 family member includes approximately 6.1 Kbits of distributed RAM and no embedded block SRAM blocks.
- Configuration and field updates – Supports background programming and JTAG-based programming for in-system updates and secure configuration management.
- Sleep mode for low static current – Family-level sleep mode capability reduces static current for power-sensitive applications.
- Flexible sysIO buffer options (family capability) – Programmable I/O supports a wide range of interface standards (examples listed in family documentation include LVCMOS, LVTTL, PCI, LVDS and others).
- Power and temperature – Core supply specified at 1.14 V to 1.26 V; commercial operating temperature range 0 °C to 85 °C.
- RoHS compliant – Device meets RoHS requirements for lead-free assembly and environmental compliance.
- No analog PLLs on this device – The LCMXO640 family member for this package does not include analog PLL resources.
Typical Applications
- Glue Logic – Implement combinational control and glue functions between discrete components or between ASICs and peripherals.
- Bus Bridging and Interfacing – Perform protocol adaptation and bus width/voltage translation in embedded systems and board-level interfaces.
- Power-up and System Control – Centralize power sequencing, reset control and startup logic using a single non-volatile device that configures instantly at power-up.
- Field-Upgradeable Control Logic – Deploy in systems that require in-field logic updates and background programming for feature enhancements or bug fixes.
Unique Advantages
- Single-chip, secure configuration: Non-volatile on-chip configuration eliminates external configuration memory and minimizes risk of bitstream interception.
- Instant-on operation: Rapid configuration at power-up reduces system initialization time and simplifies system bring-up sequences.
- Compact, high‑I/O package: 101 I/Os in a 132-ball CSPBGA (8×8 mm) provides a high pin-to-area ratio for space-constrained designs.
- Low-power options: Sleep mode capability enables significant static current reduction for lower standby power.
- Field reconfiguration: Background programming and JTAG support enable safe in-field updates and iterative development workflows.
- Design migration and tooling: MachXO family support and ispLEVER toolchain (family documentation) facilitate design portability within the MachXO lineup.
Why Choose LCMXO640E-3MN132C?
The LCMXO640E-3MN132C positions itself as a compact, non-volatile FPGA optimized for control, interfacing and glue logic tasks where instant-on configuration, secure single-chip operation, and a dense I/O footprint are priorities. With 640 logic elements and 101 I/Os in a 132‑ball CSPBGA, it suits embedded system designers and OEMs seeking to reduce BOM complexity while retaining flexible reprogrammability.
Backed by MachXO family capabilities and development tool support, the device offers a clear upgrade path and in-field reconfiguration options, making it suitable for applications that require iterative updates, secure configuration, and reliable power-up behavior over the product lifecycle.
Request a quote today to discuss availability, pricing and how the LCMXO640E-3MN132C can fit into your next design.

Date Founded: 1983
Headquarters: Hillsboro, Oregon, USA
Employees: 1,000+
Revenue: $627.7 Million
Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016