MC68360VR25L
| Part Description |
CPU32+ Microprocessor IC M683xx 1 Core, 32-Bit 25MHz 357-PBGA (25x25) |
|---|---|
| Quantity | 15 Available (as of October 8, 2026) |
| Product Category | Microprocessors |
|---|---|
| Part Series | MC68360 |
| Manufacturer | NXP USA Inc. |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Co-Processors/DSP | Communications; CPM | Core Processor | CPU32+ | Device Package | 357-PBGA (25x25) | ||
|---|---|---|---|---|---|---|---|
| ECCN | EAR99 | Ethernet | 10Mbps (1) | Graphics Acceleration | No | ||
| HTS Code | 8542.31.0001 | Moisture Sensitivity Level | 3 (168 Hours) | Mounting Method | Surface Mount | ||
| Mounting Type | Surface Mount | Number of Cores/Bus Width | 1 Core, 32-Bit | Operating Temperature | 0°C ~ 70°C (TA) | ||
| Package / Case | 357-BBGA | RAM Controllers | DRAM | REACH Compliance | REACH Unaffected | ||
| RoHS Compliance | ROHS3 Compliant | Speed | 25MHz | Supplier Device Package | 357-PBGA (25×25) | ||
| Voltage – I/O | 5.0V |
Overview of MC68360VR25L – IC MPU M683XX 25MHZ 357BGA
The MC68360VR25L is a 32-bit CPU32+ microprocessor IC in the MC68360 QUICC family, featuring a single CPU32+ core operating at 25 MHz. It combines a general-purpose 32-bit processor with a communications-focused peripheral set, making it well suited for embedded controller and communications-centric applications.
This device integrates on-chip communications management, DMA, timers and a flexible memory interface to deliver an integrated solution for designs that require multiple serial channels, protocol handling and deterministic on-chip resources.
Key Features
- Core Single CPU32+ 32-bit core at 25 MHz (approximately 4.5 MIPS at 25 MHz), with background debug mode and byte-misaligned addressing.
- Memory and Bus Up to 32-bit data bus with dynamic bus sizing for 8/16-bit accesses and up to 32 address lines; supports SRAM, EPROM and Flash memory types and includes a DRAM controller.
- Communications Processor Module (CPM) On-chip CPM with a RISC controller and support for 224 buffer descriptors to offload serial protocol handling and continuous mode transmission/reception.
- Serial Interfaces Multiple serial channels—four SCCs, two SMCs and one SPI—providing versatile serial connectivity; one channel supports 10 Mbps Ethernet (as specified).
- DMA and Timers Two independent IDMAs with buffer chaining and auto-buffer modes for efficient transfers, plus four general-purpose timers (configurable as four 16-bit or two 32-bit timers).
- System Integration and Debug Integrated SIM60 features including watchdog, clock synthesizer, bus and interrupt monitors, breakpoint logic and an IEEE 1149.1 test access port.
- Package, Power and Environment 357-PBGA surface-mount package (357-BBGA footprint), 25×25 mm supplier device package, 5 V I/O voltage, operating temperature range 0 °C to 70 °C, RoHS compliant.
Typical Applications
- Communications Controllers Embedded systems that require integrated protocol handling and multiple serial channels can leverage the CPM and SCC/SMC interfaces to offload communications tasks.
- Network Interfaces and Gateways Designs that need 10 Mbps Ethernet support on a dedicated channel and HDLC/SDLC framing can use the device’s serial and CPM features for protocol processing.
- Embedded Control Systems Single-chip controller applications benefitting from integrated DMA, timers and a 32-bit CPU for real-time control and data movement tasks.
Unique Advantages
- Highly integrated communications hardware: On-chip CPM and multiple serial controllers reduce external components and simplify board-level design.
- Offloaded protocol processing: CPM with buffer descriptor support and continuous mode transmission/reception reduces CPU overhead for serial communications.
- Flexible memory support: Dynamic bus sizing and support for 8/16/32-bit memory configurations plus DRAM controller enable diverse memory architectures and boot options.
- Efficient data movement: Two independent IDMAs with packing, buffer chaining and auto-buffer modes accelerate bulk transfers and peripheral data handling.
- System-level test and reliability: SIM60 features—including watchdog, bus monitors and IEEE 1149.1 TAP—help improve testability and system robustness.
- Manufacturing-ready package and compliance: 357-PBGA surface-mount package with 5 V I/O and RoHS compliance for standard production processes.
Why Choose MC68360VR25L?
The MC68360VR25L combines a CPU32+ 32-bit core with an extensive communications peripheral set and on-chip system integration features, providing a compact, integrated platform for embedded designs that require deterministic control and robust serial communications. Its CPM, multi-channel serial interfaces, DMA engines and timers make it a practical choice for controllers, gateways and communications-focused embedded systems.
As part of the MC68360 family from NXP Semiconductors, this device offers a well-defined feature set for projects that prioritize integration, on-chip protocol handling and streamlined BOM. The RoHS-compliant 357-PBGA package and industry-standard I/O and temperature specifications support straightforward integration into production designs.
Request a quote or submit a parts inquiry to check availability, lead time and to obtain pricing and ordering information for the MC68360VR25L.

Date Founded: 2006
Headquarters: Eindhoven, North Brabant, Netherlands
Employees: 38,000+
Revenue: $10.53 Billion
Certifications and Memberships: ISO9001:2015, IATF16949:2016