MC68360VR33L
| Part Description |
CPU32+ Microprocessor IC M683xx 1 Core, 32-Bit 33MHz 357-PBGA (25x25) |
|---|---|
| Quantity | 103 Available (as of October 8, 2026) |
| Product Category | Microprocessors |
|---|---|
| Part Series | MC68360 |
| Manufacturer | NXP USA Inc. |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Co-Processors/DSP | Communications; CPM | Core Processor | CPU32+ | Device Package | 357-PBGA (25x25) | ||
|---|---|---|---|---|---|---|---|
| ECCN | 3A991A2 | Ethernet | 10Mbps (1) | Graphics Acceleration | No | ||
| HTS Code | 8542.31.0001 | Moisture Sensitivity Level | 3 (168 Hours) | Mounting Method | Surface Mount | ||
| Mounting Type | Surface Mount | Number of Cores/Bus Width | 1 Core, 32-Bit | Operating Temperature | 0°C ~ 70°C (TA) | ||
| Package / Case | 357-BBGA | RAM Controllers | DRAM | REACH Compliance | REACH Unaffected | ||
| RoHS Compliance | ROHS3 Compliant | Speed | 33MHz | Supplier Device Package | 357-PBGA (25×25) | ||
| Voltage – I/O | 5.0V |
Overview of MC68360VR33L – IC MPU M683XX 33MHZ 357BGA
The MC68360VR33L is a CPU32+ based microprocessor IC from the MC68360 family, featuring a single 32‑bit core running at 33 MHz in a 357‑pin PBGA (25×25) surface‑mount package. It combines a CPU32+ core with an integrated communications processor module (CPM), memory controller and multiple serial interfaces, making it suited to embedded communications and networking applications.
Designed for systems that require integrated communications peripherals with a compact footprint, the device delivers a balance of processing, memory control and serial connectivity while operating from a 5 V I/O domain and across a 0 °C to 70 °C operating range. The part is RoHS compliant.
Key Features
- Core CPU32+ single 32‑bit core at 33 MHz (CPU32+ architecture).
- Memory & DMA Integrated memory controller with support for DRAM and eight banks; two independent DMAs (IDMAs) for efficient data movement.
- Communications & Interfaces RISC Communications Processor Module (CPM) with multiple serial channels including four SCCs, two SMCs and an SPI; additional SCC interface and one 10 Mbps Ethernet channel reported.
- Timers & System Integration Four general‑purpose timers (can be configured as four 16‑bit or two 32‑bit timers) and a System Integration Module (SIM60) providing bus monitor, breakpoint logic and on‑chip arbitration features.
- Bus & Addressing Up to 32‑bit data bus with dynamic bus sizing for 8‑ and 16‑bit memory accesses and 32 address lines.
- Package & Mounting 357‑PBGA (25×25) surface‑mount package (package case listed as 357‑BBGA); compact BGA footprint for high‑density board designs.
- Power & Operating Range 5 V I/O domain and specified operating temperature range of 0 °C to 70 °C.
- Standards & Compliance RoHS compliant.
Typical Applications
- ISDN Equipment Integrated communications and serial controllers support channelized telephony and ISDN interface tasks.
- Mid‑range Routers On‑chip CPM, multiple serial channels and DMA support packet handling and peripheral offload in router line cards.
- LAN Switches & Bridges Integrated memory controller and communications peripherals assist frame buffering and serial management tasks.
- Telecom Switching & Transmission Devices Combination of CPU, CPM and timer resources enable control and signaling in telecom equipment.
- Wireless Infrastructure & Base Stations Communications‑focused integration helps implement control and management functions in infrastructure modules.
Unique Advantages
- Highly integrated communications subsystem: CPU32+ with a dedicated CPM and multiple serial controllers reduces external peripheral count for communications‑centric designs.
- Flexible memory interface: Eight‑bank DRAM controller with glueless interfaces to DRAM, SIMMs, SRAM and various nonvolatile memories simplifies board design and memory options.
- Multiple serial channels: Four SCCs, two SMCs and an SPI provide a variety of serial connectivity options for device control, management and data links.
- Deterministic system resources: Two independent IDMAs and on‑chip timers enable efficient offloading of data movement and timing tasks from the CPU core.
- Compact BGA package: 357‑pin PBGA (25×25) surface‑mount package supports high‑density PCB layouts while delivering full MC68360 feature set.
- Industry tool support: The MC68360 series has established third‑party tool support, aiding integration into existing development flows.
Why Choose MC68360VR33L?
The MC68360VR33L positions itself as an integrated communications controller combining a CPU32+ core, CPM communications co‑processing and a comprehensive memory subsystem in a compact 357‑PBGA package. This combination provides a practical balance of processing and peripheral integration for embedded networking, telecom and communications control applications that require multiple serial interfaces and on‑chip DMA.
Engineers targeting mid‑range routers, switches, ISDN and other communications equipment will find the MC68360VR33L offers a clear integration advantage—reducing external components while providing the on‑chip resources needed for protocol handling, timing and memory management. RoHS compliance and available industry tools support make it suitable for projects that demand traceable environmental compliance and established development toolchains.
Request a quote today to check pricing and availability for the MC68360VR33L and to receive delivery and ordering information tailored to your project needs.

Date Founded: 2006
Headquarters: Eindhoven, North Brabant, Netherlands
Employees: 38,000+
Revenue: $10.53 Billion
Certifications and Memberships: ISO9001:2015, IATF16949:2016