MC68EN360CZQ25L

IC MPU M683XX 25MHZ 357BGA
Part Description

CPU32+ Microprocessor IC M683xx 1 Core, 32-Bit 25MHz 357-PBGA (25x25)

Quantity 463 Available (as of October 8, 2026)
Product CategoryMicroprocessors
Part SeriesMC68
ManufacturerNXP USA Inc.
Manufacturing StatusObsolete
Manufacturer Standard Lead TimeContact Us
Datasheet

Specifications & Environmental

Core ProcessorCPU32+Device Package357-PBGA (25x25)Mounting TypeSurface Mount
Number of Cores/Bus Width1 Core, 32-BitOperating Temperature-40°C – 85°CPackage / CaseTray
Speed25MHzVoltage5.0V

Overview of MC68EN360CZQ25L – IC MPU M683XX 25MHZ 357BGA

The MC68EN360CZQ25L is a CPU32+ 32-bit microprocessor delivered in a 357‑PBGA (25×25) surface‑mount package. It operates at 25 MHz and integrates communication-focused peripherals and system management features, making it suited for embedded controllers and communications applications.

Designed around a single CPU32+ core, the device combines on‑chip bus, memory and I/O support with a Communications Processor Module (CPM) and multiple serial channels to simplify designs that require integrated serial and Ethernet connectivity.

Key Features

  • CPU Core  CPU32+ processor, 32‑bit single core operating at 25 MHz; documented throughput is 4.5 MIPS at 25 MHz.
  • Bus and Memory  Up to 32‑bit data bus with dynamic bus sizing for 8‑ and 16‑bit devices and up to 32 address lines (at least 28 always available). Boot chip select and support for a range of external memory types are provided.
  • RAM Controllers  On‑chip DRAM controller support for external dynamic RAM devices.
  • Timers and DMA  Four general‑purpose timers (configurable as four 16‑bit or two 32‑bit timers) and two independent DMA channels with 32‑bit internal and external transfer capability, buffer chaining and auto buffer modes.
  • Communications Processor Module (CPM)  RISC controller with extended buffer descriptor support (224 buffer descriptors) and commands to manage serial channel transmission and reception.
  • Serial Interfaces  Multiple serial channels: four Serial Communications Controllers (SCCs), two Serial Management Controllers (SMCs) and one SPI for versatile serial connectivity and protocol support.
  • Ethernet (on MC68EN360)  Optional Ethernet/IEEE 802.3 support on SCC1 with full 10 Mbps capability (available on the MC68EN360 variant).
  • System Integration Module (SIM60)  Includes bus monitor, double bus fault monitor, spurious interrupt monitor, software watchdog, periodic interrupt timer, clock synthesizer, breakpoint logic and IEEE 1149.1 test access port.
  • Package and I/O  357‑PBGA (25×25) surface‑mount package; I/O voltage level specified as 5 V; supplied in tray.

Typical Applications

  • Embedded Communications Equipment  Integrated SCCs, SMCs and SPI make the device suitable for controllers that manage serial networks and protocol handling.
  • Network Interface Modules  Optional 10 Mbps Ethernet on SCC1 enables use in compact network interface or LAN attachment designs.
  • Industrial Controllers  On‑chip timers, DMA and robust system integration features support real‑time control and data movement in industrial embedded systems.
  • Protocol and Peripheral Bridging  Multiple serial channels and the CPM allow offloading and handling of serial protocols and peripheral interfaces within a single chip.

Unique Advantages

  • Integrated Communications Subsystem: On‑chip CPM plus multiple SCC/SMC channels and SPI reduce external components required for serial and protocol management.
  • Flexible Memory Interface: 32‑bit data bus with dynamic sizing and extensive address availability simplifies interfacing to a variety of external memory types including boot memory options.
  • Deterministic I/O and Transfer Engine: Two independent DMAs with buffer chaining and auto modes enable high‑efficiency data movement without continuous CPU intervention.
  • System Reliability Features: SIM60 functions such as watchdog, bus fault monitors and breakpoint logic support robust system diagnostics and fault handling.
  • Compact Surface‑Mount Packaging: 357‑PBGA (25×25) surface‑mount package provides a high pin‑count footprint for complex embedded designs while maintaining a compact board area.
  • Documented Performance: CPU32+ performance characterized at 4.5 MIPS at 25 MHz gives a verifiable baseline for embedded processing tasks.

Why Choose MC68EN360CZQ25L?

The MC68EN360CZQ25L combines a CPU32+ core with a communications‑centric peripheral set and system integration features to deliver a self‑contained solution for embedded controllers and communications equipment. Its DMA engines, multiple serial channels and optional 10 Mbps Ethernet on SCC1 provide the connectivity and data movement capabilities required by protocol‑focused designs.

Targeted at engineers building integrated networking and control systems, this NXP Semiconductors device offers a balance of processing, peripheral integration and system management features that help reduce BOM complexity and support deterministic embedded operation over the long term.

Request a quote or submit an inquiry to get pricing, availability and technical support information for the MC68EN360CZQ25L.

Request a Quote

















    No file selected



    Our team will respond within 24 hours.


    I agree to receive newsletters and promotional emails. I can unsubscribe at any time.

    Certifications and Membership
    NQA AS9100 CMYK ANAB
    NQA AS9100 ANAB Badge
    ESD2020 Badge
    ESD2020 Association Badge
    GIDEP Badge
    GIDEP Badge
    Suntsu ERAI MemberVerification
    Suntsu ERAI Member Verification
    Available Shipping Methods
    FedEx
    UPS
    DHL
    Accepted Payment Methods
    American Express
    American Express
    Discover
    Discover
    MasterCard
    MasterCard
    Visa
    Visa
    UnionPay
    UnionPay

    Date Founded: 2006


    Headquarters: Eindhoven, North Brabant, Netherlands


    Employees: 38,000+


    Revenue: $10.53 Billion


    Certifications and Memberships: ISO9001:2015, IATF16949:2016


    Featured Products
    Latest News
    keyboard_arrow_up