5SGSMD5H1F35C1N
| Part Description |
Stratix® V GS Field Programmable Gate Array (FPGA) IC 552 39936000 457000 1152-BBGA, FCBGA |
|---|---|
| Quantity | 420 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 1152-FBGA (35x35) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 1152-BBGA, FCBGA | Number of I/O | 552 | Voltage | 870 mV - 930 mV | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS Compliant | REACH Compliance | REACH Unknown | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 172600 | Number of Logic Elements/Cells | 457000 | ||
| Number of Gates | N/A | ECCN | 3A001A2C | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 39936000 |
Overview of 5SGSMD5H1F35C1N – Stratix® V GS Field Programmable Gate Array (FPGA) IC, 457,000 logic elements, 552 I/O, 1152‑BBGA
The 5SGSMD5H1F35C1N is a Stratix V GS FPGA device built on a 28-nm process. It combines a high logic capacity and abundant on-chip memory with integrated transceiver and DSP capabilities targeted at bandwidth- and DSP-centric systems.
This commercial‑grade surface‑mount device delivers 457,000 logic elements, approximately 39.9 Mbits of embedded memory, and 552 I/O pins in a 1152‑BBGA (35×35) package, making it suitable for applications that require high logic density, significant embedded RAM, and extensive I/O connectivity.
Key Features
- Core and Process 28‑nm TSMC technology with core voltage operation documented in the family datasheet; this device’s supply range is specified at 870 mV to 930 mV.
- Logic Capacity 457,000 logic elements to implement complex programmable logic and custom system functions.
- Embedded Memory Approximately 39.9 Mbits of on‑chip RAM (total RAM bits: 39,936,000) implemented with M20K memory blocks as described in the family architecture.
- DSP Resources Stratix V GS family includes variable‑precision DSP blocks; the family supports high‑precision DSP multipliers suitable for compute‑intensive signal processing.
- Transceivers and I/O 552 I/O pins and integrated transceiver capability described for the Stratix V family to support high‑speed backplane and optical interfaces.
- Power and Thermal Device supply range specified at 870 mV to 930 mV; operating temperature range of 0 °C to 85 °C (commercial grade).
- Package and Mounting 1152‑BBGA, FCBGA package (supplier package: 1152‑FBGA, 35×35) designed for surface‑mount assembly.
- Manufacturing and Compliance Commercial‑grade device with RoHS compliance.
- Hard IP and Prototyping Path The Stratix V family provides embedded hard IP blocks and a documented low‑risk prototyping path to HardCopy V ASICs as described in the family materials.
Typical Applications
- Bandwidth‑centric networking — Implement packet processing, traffic management, and backplane interfaces where high logic density and large I/O counts are required.
- Optical and high‑speed transport — Support 40G/100G class data transport and optical interface designs leveraging the family’s integrated transceiver capabilities.
- High‑performance DSP systems — Deploy variable‑precision DSP blocks and extensive embedded memory for signal processing in broadcast, military, or HPC applications.
- PCI Express systems — Use the Stratix V family’s documented support for PCIe Gen3 and other bandwidth protocols in I/O‑intensive subsystems.
Unique Advantages
- High logic density: 457,000 logic elements allow implementation of large, complex designs without external logic expansion.
- Substantial on‑chip memory: Approximately 39.9 Mbits of embedded RAM reduces dependency on external memory for buffering and data staging.
- Extensive I/O and transceiver support: 552 I/O pins and Stratix V family transceiver capabilities enable broad interface integration for high‑bandwidth systems.
- DSP‑focused architecture: Variable‑precision DSP blocks in the GS variant facilitate efficient, high‑precision digital signal processing tasks.
- Commercial‑grade reliability and compliance: Surface‑mount BBGA packaging, commercial operating range, and RoHS compliance support mainstream production applications.
- Design scalability and prototyping path: Family features and documented HardCopy V prototyping options support migration from FPGA prototype to low‑risk ASIC implementations.
Why Choose 5SGSMD5H1F35C1N?
The 5SGSMD5H1F35C1N positions itself as a high‑capacity, DSP‑oriented Stratix V GS FPGA offering a balance of logic resources, embedded memory, and I/O density in a compact 1152‑BBGA package. Its documented family features—M20K memory blocks, variable‑precision DSP resources, and integrated transceiver capabilities—make it a practical option for designers targeting bandwidth‑ and compute‑intensive applications.
For development teams requiring a commercial‑grade FPGA with a clear prototyping path and established family support, this device provides the building blocks needed to scale designs and simplify the transition toward production ASICs where applicable.
Request a quote or submit an inquiry for pricing and availability of the 5SGSMD5H1F35C1N to start your procurement or design evaluation process.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018