5SGSMD5H2F35C2LN
| Part Description |
Stratix® V GS Field Programmable Gate Array (FPGA) IC 552 39936000 457000 1152-BBGA, FCBGA |
|---|---|
| Quantity | 1,758 Available (as of October 7, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 1152-FBGA (35x35) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 1152-BBGA, FCBGA | Number of I/O | 552 | Voltage | 820 mV - 880 mV | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS Compliant | REACH Compliance | REACH Unknown | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 172600 | Number of Logic Elements/Cells | 457000 | ||
| Number of Gates | N/A | ECCN | 3A001A2C | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 39936000 |
Overview of 5SGSMD5H2F35C2LN – Stratix® V GS FPGA, 1152-FBGA
The 5SGSMD5H2F35C2LN is an Intel Stratix® V GS field-programmable gate array supplied in a 1152-FBGA (35×35) surface-mount package. It combines a high logic element count and substantial on-chip memory with the Stratix V family’s DSP- and transceiver-oriented architecture.
Designed for transceiver-based, DSP-centric applications, this commercial-grade device targets wireline, broadcast, military, and high-performance computing markets where large logic, dense embedded memory, and integrated high-speed I/O are required.
Key Features
- Core & Architecture
Stratix V family architecture with adaptive logic modules and comprehensive fabric clocking for complex, high-performance designs. - Logic Capacity
Approximately 457,000 logic elements to implement large-scale custom logic and control functions. - Embedded Memory
Approximately 40 Mbits of on-chip RAM (39,936,000 bits) across M20K-style memory blocks for buffering, packet storage, and dataflow operations. - DSP Resources
GS-family variable-precision DSP blocks supporting up to 3,926 18×18 or 1,963 27×27 multipliers for high-precision signal processing workloads. - High-Speed I/O
552 user I/Os enabling dense board-level connectivity for interfaces and parallel data paths. - Integrated Transceivers (Series-Level)
Stratix V GS devices include integrated transceivers with 14.1‑Gbps data-rate capability suitable for backplane and optical interfaces. - Power
Core supply range of 820 mV to 880 mV supporting low-voltage operation. - Package & Mounting
1152-FBGA (35×35) FCBGA package, surface-mount mounting for compact board integration. - Operating Range & Grade
Commercial grade with an operating temperature range of 0 °C to 85 °C. - Compliance
RoHS compliant.
Typical Applications
- Wireline and Optical Transport
High logic density and integrated 14.1‑Gbps transceivers enable packet processing, framing, and protocol handling for backplane and optical links. - High-Performance DSP Systems
Variable-precision DSP blocks and abundant multipliers support signal processing tasks such as filtering, FFTs, and multi-rate processing. - Broadcast and Video Processing
Large embedded memory and DSP resources allow real-time encoding, transcoding, and format conversion in broadcast equipment. - Military and Communications Equipment
Dense logic and high-speed I/O support complex communications algorithms, modulation/demodulation, and real-time data handling.
Unique Advantages
- High logic and memory density: 457,000 logic elements paired with approximately 40 Mbits of embedded RAM accommodates large designs without external memory dependency.
- DSP-optimized architecture: GS-family variable-precision DSP blocks and thousands of multipliers accelerate compute-heavy signal-processing algorithms on-chip.
- Integrated high-speed transceivers: Built-in 14.1‑Gbps transceiver capability at the family level simplifies board design for high-bandwidth link interfaces.
- Extensive I/O count: 552 user I/Os provide flexibility for parallel interfaces, control planes, and mixed-signal peripherals.
- Compact, surface-mount package: 1152-FBGA (35×35) package supports high-density board layouts while maintaining robust connectivity.
- Path to production: Stratix V family devices support a low-risk prototyping path toward HardCopy® V ASICs for volume production needs.
Why Choose 5SGSMD5H2F35C2LN?
The 5SGSMD5H2F35C2LN positions itself for designs that demand substantial logic, on-chip memory, DSP throughput, and high-speed I/O in a commercial-grade FPGA. Its Stratix V GS lineage provides an architecture focused on transceiver-enabled, DSP-centric workloads while offering configuration and prototyping continuity toward HardCopy V ASICs.
This device is well-suited for engineers developing complex communications, signal processing, or high-performance compute systems who need a high-density FPGA with integrated DSP resources, significant embedded RAM, and robust I/O capabilities backed by Intel’s Stratix V documentation and tool ecosystem.
Request a quote or submit a quote for 5SGSMD5H2F35C2LN to receive pricing and availability information for your planned quantity and delivery requirements.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018