5SGSMD5H2F35C3N
| Part Description |
Stratix® V GS Field Programmable Gate Array (FPGA) IC 552 39936000 457000 1152-BBGA, FCBGA |
|---|---|
| Quantity | 207 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 1152-FBGA (35x35) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 1152-BBGA, FCBGA | Number of I/O | 552 | Voltage | 820 mV - 880 mV | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS Compliant | REACH Compliance | REACH Unknown | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 172600 | Number of Logic Elements/Cells | 457000 | ||
| Number of Gates | N/A | ECCN | 3A001A2C | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 39936000 |
Overview of 5SGSMD5H2F35C3N – Stratix V GS FPGA, 1152-BBGA
The 5SGSMD5H2F35C3N is a Stratix® V GS field programmable gate array (FPGA) in a 1152‑ball FCBGA package designed for commercial designs. It combines a high-density programmable fabric with abundant embedded memory and transceiver capability to address DSP-centric, transceiver-enabled applications.
This device targets data-intensive and bandwidth-centric use cases by offering a large logic capacity, substantial on-chip RAM, and integrated transceiver and DSP resources consistent with the Stratix V GS family architecture.
Key Features
- Logic Capacity — Provides 457,000 logic elements for implementing complex digital designs and system-level functions.
- Embedded Memory — Approximately 39.94 Mbits of on-chip RAM (39,936,000 total RAM bits) for buffering, packet processing, and local storage.
- I/O Density — 552 device I/O pins to support wide parallel interfaces and multiple high-speed I/O channels.
- Transceivers and DSP — As a Stratix V GS device, it includes integrated transceivers with 14.1‑Gbps data-rate capability and an abundance of variable-precision DSP blocks suitable for high-performance signal processing.
- Architectural Building Blocks — Family-level features include a redesigned adaptive logic module (ALM), 20-Kbit (M20K) embedded memory blocks, fractional PLLs, and a multi-track routing fabric to support high-performance designs.
- Power and Voltage — Core supply range specified at 820 mV to 880 mV to match Stratix V core voltage requirements.
- Package and Mounting — 1152‑BBGA (1152‑FBGA, 35×35) FCBGA, surface-mount package suitable for high-density board layouts.
- Operating Range — Commercial-grade operation from 0 °C to 85 °C; RoHS compliant.
Typical Applications
- High‑performance DSP systems — Use the device’s variable-precision DSP blocks and large logic resource pool for digital filtering, FFTs, and signal chain acceleration.
- Optical and backplane interfaces — Integrated transceivers with 14.1‑Gbps capability support high-speed serial links for optical transport and backplane connectivity.
- Network and packet processing — Large embedded RAM and abundant logic elements enable buffering, packet inspection, and custom network processing pipelines.
- Prototyping for production ASICs — Stratix V family architecture and Embedded HardCopy Block support low-risk prototyping and migration paths to fixed-function ASICs.
Unique Advantages
- High programmable density: 457,000 logic elements provide substantial on-chip resources for complex system integration without external glue logic.
- Significant embedded memory: Approximately 39.94 Mbits of RAM reduces dependence on external memory for many buffering and low-latency storage needs.
- Transceiver-enabled throughput: GS-family integrated transceivers with 14.1‑Gbps capability support demanding serial communications and high-bandwidth interfaces.
- DSP-optimized architecture: Stratix V GS devices include variable-precision DSP blocks targeted at compute-heavy signal-processing workloads.
- Robust package and I/O count: 1152‑ball FCBGA in a 35×35 footprint with 552 I/Os supports dense routing and multi-channel interface designs.
- Commercial-grade reliability: Specified for 0 °C to 85 °C operation and RoHS compliant for standard commercial deployments.
Why Choose 5SGSMD5H2F35C3N?
The 5SGSMD5H2F35C3N combines the Stratix V GS family’s DSP and transceiver strengths with a high logic element count and nearly 40 Mbits of embedded RAM, making it well suited for data‑intensive, transceiver-based designs that require on-chip compute and buffering. Its 1152‑ball FCBGA package and 552 I/Os support compact, high-density board implementations.
This device is appropriate for engineering and procurement teams seeking a commercial-grade FPGA with the Stratix V architecture for prototyping or deployment in applications such as signal processing, high-speed communications, and network systems, backed by the device family’s architecture and embedded hard-IP options.
Request a quote or submit a sales inquiry to discuss availability, lead times, and pricing for 5SGSMD5H2F35C3N.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018