EP1K10TC144-1
| Part Description |
ACEX-1K® Field Programmable Gate Array (FPGA) IC 92 12288 576 144-LQFP |
|---|---|
| Quantity | 634 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 144-TQFP (20x20) | Grade | Commercial | Operating Temperature | 0°C – 70°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 144-LQFP | Number of I/O | 92 | Voltage | 2.375 V - 2.625 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS non-compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 72 | Number of Logic Elements/Cells | 576 | ||
| Number of Gates | 56000 | ECCN | 3A991D | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 12288 |
Overview of EP1K10TC144-1 – ACEX-1K® Field Programmable Gate Array (FPGA) IC 92 12288 576 144-LQFP
The EP1K10TC144-1 is an ACEX-1K family field programmable gate array (FPGA) optimized for system-on-a-programmable-chip (SOPC) integration. It combines a logic array with embedded memory blocks to implement logic, dual-port memory functions and specialized megafunctions in a single surface-mount device.
With 576 logic elements, approximately 12,288 bits of on-chip RAM, 92 user I/O pins and a 144-LQFP package, this commercial-grade device targets cost-conscious, high-volume applications such as communications and general-purpose programmable logic tasks where compact integration and predictable I/O and clock behavior are required.
Key Features
- Programmable Logic Core 576 logic elements (LEs) and an architecture designed for combining general logic with embedded array functions for megafunction implementation.
- On-chip Memory Approximately 12,288 bits of embedded RAM with EAB (embedded array block) support and dual-port capability for memory-intensive functions.
- I/O and Voltage 92 user I/O pins, with device support for an internal 2.5 V supply and specified operating voltage range of 2.375 V to 2.625 V.
- Gate Capacity Device gate count listed as 56,000, enabling integration of sizeable logic and system functions on a single package.
- Package and Mounting 144-LQFP (144-TQFP 20×20) surface-mount package suitable for compact PCB layouts.
- Commercial Temperature Range Rated for 0 °C to 70 °C operation for commercial applications.
- System Features from ACEX-1K Family Architecture includes FastTrack continuous routing, dedicated carry and cascade chains, low-skew clock distribution, ClockLock and ClockBoost options, and JTAG boundary-scan (IEEE 1149.1) for in-circuit testing and configuration support.
Typical Applications
- Communications Equipment Implement protocol handling, packet processing or glue-logic with on-chip RAM and dedicated routing for predictable timing.
- SOPC Integration Consolidate multiple system functions into a single FPGA to reduce component count and simplify board-level design.
- Memory and Buffering Functions Use dual-port embedded arrays for FIFOs, small packet buffers or scratch RAM in embedded designs.
- Peripheral and Interface Logic Implement custom interface logic and I/O control using the device’s programmable I/O and dedicated arithmetic/cascade chains.
Unique Advantages
- Integrated Embedded Memory: Approximately 12,288 bits of on-chip RAM enables local storage and dual-port memory use without external components.
- Compact, Surface-Mount Package: 144-LQFP package provides a compact footprint for space-constrained PCBs while exposing 92 user I/Os.
- Built-in Test and Configuration: JTAG boundary-scan (IEEE 1149.1) supports in-circuit testing and reconfiguration without consuming user logic.
- Dedicated Arithmetic and Logic Paths: Carry and cascade chains accelerate adders, counters and high-fan-in logic, helping improve performance for arithmetic-heavy logic.
- Predictable Interconnect and Clocking: FastTrack routing, low-skew clock trees, and ClockLock/ClockBoost options support tighter timing control in synchronous designs.
- Family-Level Migration: ACEX-1K family compatibility enables scaling within the family while maintaining a consistent design flow and package options.
Why Choose EP1K10TC144-1?
The EP1K10TC144-1 positions itself as a compact, commercially rated FPGA suited for engineers who need a balance of logic, embedded memory and flexible I/O in a surface-mount package. Its combination of 576 logic elements, embedded RAM and family-level system features makes it a practical choice for medium-density programmable logic tasks in communications, embedded control and interface applications.
Designed for cost-efficient, high-volume implementations, the device benefits from architectural features—such as dedicated carry/cascade chains, predictable interconnect and built-in JTAG—that streamline development, board integration and in-system testing while providing scalable options within the ACEX-1K family.
Request a quote or submit an inquiry to receive pricing and availability for the EP1K10TC144-1. Provide your quantity and delivery requirements to get a tailored response.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018