EP20K200BC356-2
| Part Description |
APEX-20K® Field Programmable Gate Array (FPGA) IC 277 106496 8320 356-LBGA |
|---|---|
| Quantity | 848 Available (as of October 7, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 356-BGA (35x35) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 356-LBGA | Number of I/O | 277 | Voltage | 2.375 V - 2.625 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | Unknown | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 832 | Number of Logic Elements/Cells | 8320 | ||
| Number of Gates | 526000 | ECCN | 3A001A2A | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 106496 |
Overview of EP20K200BC356-2 – APEX-20K® Field Programmable Gate Array (FPGA) IC 277 106496 8320 356-LBGA
The EP20K200BC356-2 is a commercial-grade APEX-20K® field programmable gate array (FPGA) optimized for mid-density logic and embedded memory applications. Based on the APEX 20K family architecture, it integrates lookup-table (LUT) logic, product-term logic and embedded system blocks (ESBs) for flexible implementation of registers, FIFOs, dual-port RAM and CAM.
With 8,320 logic elements, approximately 106,496 bits of on-chip RAM, and 277 user I/O pins in a 356-ball BGA (35 × 35 mm) package, this device targets system control, interface bridging and embedded processing tasks where integration, configurable I/O and predictable timing are required.
Key Features
- Core Architecture MultiCore architecture integrating LUT logic and product-term logic for register- and combinatorial-intensive functions.
- Logic Capacity 8,320 logic elements suitable for mid-density FPGA designs and custom logic implementation.
- Embedded Memory Approximately 106,496 bits of embedded RAM provided by ESBs for FIFOs, dual-port RAM and CAM-style functions.
- I/O and Interface Flexibility 277 user I/O pins with MultiVolt I/O support described for the APEX 20K family, enabling interfacing with multiple I/O voltage domains.
- Clock Management Family-level clock features include up to four PLLs, a low-skew clock tree, multiple global clocks and programmable clock phase/delay controls for deterministic timing.
- Power and Supply Internal supply operation around 2.5 V (specified supply range 2.375 V–2.625 V) with ESB power-saving modes documented at the device-family level.
- Package and Mounting 356-LBGA (356-ball BGA, 35 × 35 mm) surface-mount package ideal for compact board-level integration.
- Operating Conditions Commercial-grade temperature range 0 °C to 85 °C and RoHS-compliant manufacturing.
Typical Applications
- Embedded Control Implementing custom control logic, interface bridging and protocol handling using the device’s LUTs and embedded memory.
- Data Buffering and FIFO Management On-chip ESBs provide RAM resources for FIFO and buffer implementations between subsystems or memory interfaces.
- High‑I/O Interface Logic 277 I/O pins and MultiVolt I/O support make the device suitable for medium-complexity interface and glue-logic tasks.
- Prototyping and System Integration Compact 356-BGA package and integrated clock/PLLs support rapid prototyping and integration into multi-board systems.
Unique Advantages
- Integrated SOPC-capable Architecture: MultiCore and ESB integration simplify implementation of mixed logic and memory functions on a single device.
- Balanced Logic and Memory Resources: 8,320 logic elements paired with approximately 106,496 bits of RAM provides a balanced platform for control and buffering tasks without additional external memory in some designs.
- Flexible I/O Scaling: Large I/O count with family-level MultiVolt support enables easy interfacing to a range of system voltages and peripherals.
- Deterministic Clocking: Multiple PLLs and clock management features from the APEX 20K family help deliver predictable timing for synchronous designs.
- Compact, Surface-Mount Package: 356-LBGA (35 × 35 mm) package offers high pin count in a compact footprint for space-constrained applications.
- Commercial Availability and Compliance: Commercial-grade operating range and RoHS compliance support broad usage in mainstream electronic products.
Why Choose EP20K200BC356-2?
The EP20K200BC356-2 positions itself as a mid-density, commercially graded FPGA that brings together a MultiCore LUT/product-term architecture and embedded system blocks to simplify designs that require both logic and memory. Its combination of 8,320 logic elements, significant on-chip RAM and 277 I/Os in a 356-BGA package makes it suitable for system controllers, interface logic and embedded buffering tasks.
Designers and procurement teams looking for a configurable, RoHS-compliant FPGA with family-proven clock management and flexible I/O capabilities will find the EP20K200BC356-2 a pragmatic choice for scalable, reliable designs where integration and predictable timing are priorities.
Request a quote or submit an inquiry to obtain pricing and availability for the EP20K200BC356-2. Include part number and quantity to accelerate response.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018