EPF6016ATC144-1
| Part Description |
FLEX 6000 Field Programmable Gate Array (FPGA) IC 117 1320 144-LQFP |
|---|---|
| Quantity | 236 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 144-TQFP (20x20) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 144-LQFP | Number of I/O | 117 | Voltage | 3 V - 3.6 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS non-compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 132 | Number of Logic Elements/Cells | 1320 | ||
| Number of Gates | 16000 | ECCN | 3A991D | HTS Code | 8542.39.0001 | ||
| Qualification | N/A |
Overview of EPF6016ATC144-1 – FLEX 6000 Field Programmable Gate Array (FPGA) IC 117 1320 144-LQFP
The EPF6016ATC144-1 is a FLEX 6000 series programmable logic device from Intel, based on a register-rich, look-up table (LUT) architecture and the OptiFLEX® area-efficient architecture. It delivers reprogrammable logic and flexible I/O for low-cost gate-array replacement, prototyping, and design validation in commercial applications.
With 1,320 logic elements and approximately 16,000 typical gates, the device supports in-circuit reconfiguration, boundary-scan JTAG, and a range of I/O options, making it suitable for mid-density custom logic, interface bridging, and control functions within a 3.0 V–3.6 V system environment.
Key Features
- Core Architecture Register-rich, LUT-based OptiFLEX® architecture that improves device area efficiency for mid-density programmable logic.
- Logic Capacity 1,320 logic elements and a typical equivalent of 16,000 gates give headroom for moderate-complexity designs.
- I/O and Interface Control Up to 117 I/O pins with individual tri-state output enable control and programmable output slew-rate control to manage signal integrity and interfacing.
- Clock & Routing Built-in low-skew clock distribution tree and four low-skew global paths, plus FastTrack® interconnect structure for predictable routing and timing.
- Arithmetic & High-Fan-In Support Dedicated carry and cascade chains for fast adders, counters, comparators, and high-fan-in logic functions, automatically utilized by design tools.
- System-Level Features In-circuit reconfigurability via external configuration device or intelligent controller, and built-in IEEE Std. 1149.1 JTAG boundary-scan test circuitry available without consuming additional device logic.
- Power Low standby current (typical specification less than 0.5 mA) and support for multi-voltage I/O operation to bridge systems at different voltages.
- Package & Mounting 144-pin LQFP (supplier package listed as 144-TQFP 20×20) in a surface-mount form factor, suited for standard PCB assembly.
- Electrical & Environmental Supply voltage range 3.0 V to 3.6 V, operating temperature range 0 °C to 85 °C, and RoHS compliant. Grade: Commercial.
Typical Applications
- Prototyping & Design Validation Reprogrammable logic enables rapid iteration and functional changes during development and testing.
- Gate‑Array Replacement A low-cost programmable alternative to custom gate arrays for moderate-density logic implementations.
- Peripheral Bridging & I/O Interfacing MultiVolt™ I/O and programmable slew-rate control allow reliable interfacing between systems operating at different voltages.
- Control & Glue Logic Use for control, glue logic, and timing-critical functions leveraging dedicated carry/cascade chains and low-skew clock resources.
Unique Advantages
- Reconfigurable in Circuit: In-circuit reconfiguration capability lets you update functionality without removing the device from the system.
- Balanced Logic Density: 1,320 logic elements and ~16,000 gates provide a practical capacity for mid-range custom logic tasks.
- Robust I/O Control: 117 I/O pins with per-pin tri-state and slew-rate control simplify signal integrity and interface design.
- Testability Without Logic Overhead: Built-in JTAG boundary-scan compliant with IEEE 1149.1-1990 is available without consuming additional device logic.
- Compact, Surface-Mount Package: 144-pin LQFP/TQFP surface-mount package supports standard PCB manufacturing and assembly processes.
- Commercial Temperature & RoHS Compliance: Designed for commercial temperature operation (0 °C to 85 °C) and RoHS-compliant manufacturing requirements.
Why Choose EPF6016ATC144-1?
The EPF6016ATC144-1 brings the FLEX 6000 family’s OptiFLEX architecture and LUT-based, register-rich design into a commercial-grade, reprogrammable FPGA package. It is targeted at engineers needing a cost-effective, mid-density programmable solution for prototyping, interface bridging, and replacing gate-array designs.
With integrated system features such as in-circuit reconfiguration, boundary-scan JTAG, dedicated arithmetic chains, and extensive I/O control, the device supports flexible design iterations and reliable interfacing while fitting standard surface-mount PCB workflows. Intel’s FLEX 6000 documentation and tool support referenced for this family aid integration and deployment in commercial applications.
Request a quote or submit an inquiry to obtain pricing and availability for the EPF6016ATC144-1.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018