EP1M120F484I6
| Part Description |
Mercury Field Programmable Gate Array (FPGA) IC 303 49152 4800 484-BBGA, FCBGA |
|---|---|
| Quantity | 1,363 Available (as of October 7, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 484-FBGA (23x23) | Grade | Industrial | Operating Temperature | -40°C – 100°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 484-BBGA, FCBGA | Number of I/O | 303 | Voltage | 1.71 V - 1.89 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | Unknown | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 480 | Number of Logic Elements/Cells | 4800 | ||
| Number of Gates | 120000 | ECCN | 3A001A2A | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 49152 |
Overview of EP1M120F484I6 – Mercury FPGA, 4,800 LEs, 49,152‑bit RAM, 303 I/Os, 484‑BBGA
The EP1M120F484I6 is a Mercury family Field Programmable Gate Array (FPGA) optimized for high-performance, register‑intensive, and communications-focused designs. Built on a LUT‑based architecture with dedicated routing and enhanced I/O, it serves applications requiring flexible logic, embedded memory, and high‑speed serial interfaces.
With 4,800 logic elements, approximately 49,152 bits of embedded RAM, and integrated high‑speed transceiver support, this industrial‑grade, surface‑mount device targets data‑path, DSP and communications implementations that demand deterministic timing and versatile I/O standards.
Key Features
- Core Architecture LUT‑based logic array optimized for high‑speed routing and register‑intensive designs.
- Logic Capacity 4,800 logic elements providing the equivalent of 120,000 typical gates for custom logic implementation.
- Embedded Memory Approximately 49,152 bits of on‑chip RAM implemented as 12 ESBs (4,096 bits per ESB) for FIFOs, dual‑port RAM, and buffer structures.
- Dedicated DSP Resources Built‑in multiplier circuitry for high‑speed signed/unsigned multiplication up to 16 × 16, enabling efficient math and DSP datapaths.
- Programmable Clocking Up to four general‑purpose PLLs with programmable multiplication and delay shifting and up to 12 PLL output ports for flexible clock management.
- High‑Speed Transceivers & I/O Integrated HSDI channels with serializer/deserializer and clock data recovery (CDR) support up to 1.25 Gbps; robust support for LVDS, LVPECL, 3.3‑V PCML and other differential standards.
- Versatile I/O Standards Enhanced I/O elements supporting LVTTL, PCI (to 66 MHz), SSTL‑2/3, GTL+, HSTL, CTT, LVDS, LVPECL and source‑synchronous True‑LVDS operation.
- Power & Voltage Internal supply support around 1.8 V with specified VCC range 1.71 V to 1.89 V for core operation.
- Package & Mounting 484‑ball FineLine BGA (484‑BBGA / FCBGA, 23×23) surface‑mount package with 303 user I/O pins.
- Industrial Temperature Range Rated for −40 °C to 100 °C operating temperature; RoHS compliant.
Typical Applications
- High‑Speed Communications Implements serial interfaces and protocol bridging using integrated HSDI transceivers with CDR up to 1.25 Gbps.
- Digital Signal Processing Executes math‑intensive algorithms and filters leveraging the 16×16 multipliers and dense logic fabric.
- Memory and Buffer Management Uses embedded system blocks to build FIFOs, dual‑port RAMs, or CAMs for packet buffering and packet processing.
- Custom Logic & Control Supports control and glue logic roles in industrial equipment where determinism and I/O flexibility are required.
Unique Advantages
- Integrated High‑Speed I/O: Dedicated HSDI circuitry and CDR support simplify implementation of high‑bandwidth links and serial protocols.
- Balanced Logic and Memory: 4,800 logic elements paired with 12 ESBs (49,152 bits total) enable compact implementations of complex data paths and embedded buffers.
- Flexible Clocking: Multiple PLLs and many PLL output ports allow precise clock domain generation and synchronization for multi‑interface systems.
- Package Density: 484‑ball FCBGA with 303 I/Os supports dense board integration while maintaining broad I/O standard compatibility.
- Industrial‑Grade Reliability: Specified for −40 °C to 100 °C operation and RoHS compliance for deployment in demanding environments.
- Low‑Voltage Core Operation: Core voltage support around 1.8 V helps align power‑domain design and reduce system power where applicable.
Why Choose EP1M120F484I6?
The EP1M120F484I6 delivers a practical combination of logic capacity, embedded memory, and high‑speed transceiver capability in a compact 484‑ball BGA. Its LUT‑based architecture and dedicated DSP and clocking resources make it well suited for communications, DSP, and register‑intensive designs that require deterministic routing and versatile I/O support.
Designed to operate across an industrial temperature range and with RoHS compliance, this FPGA provides a reliable platform for medium‑complexity systems where integration, flexible I/O standards, and on‑chip memory are critical to reducing board complexity and supporting long‑term deployment.
Request a quote or submit a sales inquiry to get pricing, availability, and additional technical support for the EP1M120F484I6.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018