LFE2M70E-6FN900I
| Part Description |
ECP2M Field Programmable Gate Array (FPGA) IC 416 4642816 67000 900-BBGA |
|---|---|
| Quantity | 981 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Lattice Semiconductor Corporation |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 20 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 900-FPBGA (31x31) | Grade | Industrial | Operating Temperature | -40°C – 100°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 900-BBGA | Number of I/O | 416 | Voltage | 1.14 V - 1.26 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | ROHS3 Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 8375 | Number of Logic Elements/Cells | 67000 | ||
| Number of Gates | N/A | ECCN | 3A991D | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 4642816 |
Overview of LFE2M70E-6FN900I – ECP2M FPGA — 67,000 logic elements, ~4.64 Mbits RAM, 416 I/O, 900-BBGA
The LFE2M70E-6FN900I is an industrial-grade ECP2M family Field Programmable Gate Array supplied in a 900-ball FBGA (31 × 31 mm) package. It delivers high logic density, substantial embedded memory and a large I/O count for embedded and communications-focused designs.
Built on the ECP2/M architecture, the device combines a high number of logic elements with flexible on-chip memory, advanced DSP and SERDES capabilities at the family level, and a wide range of programmable I/O standards—enabling integration of control, processing and high-speed interface functions into a single FPGA.
Key Features
- Logic Capacity — Approximately 67,000 logic elements for complex glue-logic, control and processing functions.
- Embedded Memory — Approximately 4.64 Mbits of on-chip RAM (total RAM bits: 4,642,816) for buffering, FIFOs and local data storage.
- I/O Resources — 416 user I/Os, supporting a wide range of system interfaces and dense board-level connectivity.
- SERDES (family-level) — LatticeECP2M family supports embedded SERDES with data rates from 250 Mbps to 3.125 Gbps and up to 16 channels for high-speed serial protocols.
- sysDSP and Multiplier Support (family-level) — Family sysDSP blocks support high-performance multiply/accumulate operations with multiplier configurations up to 36×36 per block.
- Clocking and Timing — Family includes GPLLs and SPLLs and DLLs for clock multiplication, division and phase/delay adjustment.
- Programmable sysI/O — Family-level support for a broad set of I/O standards including LVCMOS/LVTTL, LVDS and multiple SSTL/HSTL options to interface with memory, ADCs/DACs and standard buses.
- Configuration and System Features — Supports 1149.1 boundary-scan, SPI boot flash interface, dual boot images and embedded system-level utilities referenced at the family level.
- Power and Operating Range — Core supply: 1.14 V to 1.26 V; Industrial operating temperature: −40 °C to 100 °C.
- Package and Mounting — 900-ball FBGA (900-FPBGA, 31 × 31 mm), surface-mount; RoHS compliant.
Typical Applications
- High-speed Communications — Implement PHY/PCS and protocol bridging using embedded SERDES (family capabilities) and abundant I/Os for interfaces such as Ethernet and serial links.
- Embedded Processing and Control — Use the device’s 67,000 logic elements and on-chip RAM for protocol offload, control engines and custom state machines.
- Data Acquisition and Conversion — Interface with high-speed ADCs/DACs using programmable sysI/O and on-chip DSP resources (family-level) for real-time preprocessing.
- Memory Interfacing and Buffering — Leverage the device’s RAM and dedicated DDR support (family-level) for local buffering, packet assembly and frame storage.
Unique Advantages
- High Integration Density: Approximately 67,000 logic elements plus ~4.64 Mbits of embedded memory reduce external component count and simplify board-level design.
- Large I/O Footprint: 416 I/Os provide flexibility to connect multiple peripherals, memory interfaces and high-speed links without external multiplexing.
- Industrial Operating Range: −40 °C to 100 °C rating supports use in industrial and harsh-environment applications.
- Compact, Surface-Mount Package: 900-ball FBGA (31 × 31 mm) enables a dense PCB layout while supporting a high pin count.
- Low-Voltage Core: Narrow core supply window (1.14 V to 1.26 V) supports stable, power-efficient operation in designs optimized for modern FPGA fabrics.
- RoHS Compliant: Meets standard environmental compliance for modern electronic assemblies.
Why Choose LFE2M70E-6FN900I?
The LFE2M70E-6FN900I positions itself as a high-density, industrial-grade FPGA well suited to designs that demand significant logic resources, substantial on-chip memory and extensive I/O connectivity. Its package and temperature rating make it appropriate for robust embedded and communications applications where board area and environmental tolerance matter.
Choose this device when you need a scalable, integrated platform that combines logic, memory and family-level DSP and SERDES capabilities to consolidate functions, reduce BOM and simplify system architecture—backed by the ECP2/M family feature set for flexible clocking, configuration and interface options.
Request a quote or submit an inquiry to get pricing, availability and integration support for LFE2M70E-6FN900I.

Date Founded: 1983
Headquarters: Hillsboro, Oregon, USA
Employees: 1,000+
Revenue: $627.7 Million
Certifications and Memberships: ISO9001:2015, ISO14001:2015, IATF16949:2016