EP1S20F672C7
| Part Description |
Stratix® Field Programmable Gate Array (FPGA) IC 426 1669248 18460 672-BBGA |
|---|---|
| Quantity | 1,318 Available (as of May 5, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | RFQ |
| Datasheet |
Specifications & Environmental
| Device Package | 672-FBGA (27x27) | Grade | Commercial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 672-BBGA | Number of I/O | 426 | Voltage | 1.425 V - 1.575 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS non-compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 1846 | Number of Logic Elements/Cells | 18460 | ||
| Number of Gates | N/A | ECCN | 3A991D | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 1669248 |
Overview of EP1S20F672C7 – Stratix Field Programmable Gate Array, 672‑BBGA
The EP1S20F672C7 is a Stratix® Field Programmable Gate Array (FPGA) from Intel, delivered in a 672‑ball BGA package. It provides a high‑density programmable logic fabric with substantial embedded memory and a large I/O count for system‑level integration.
Designed for commercial‑grade applications, this device targets high‑performance programmable logic tasks that require approximately 18,460 logic elements, roughly 1.67 Mbits of on‑chip RAM, and up to 426 user I/O connections—all within a compact 672‑FBGA (27×27) footprint.
Key Features
- Core Logic Approximately 18,460 logic elements to implement complex combinational and sequential logic functions.
- Embedded Memory Approximately 1.67 Mbits of on‑chip RAM for buffering, FIFOs, and block memory usage.
- I/O Density 426 user I/O pins enable broad interfacing options for parallel buses, DDR interfaces, and high‑pin‑count systems.
- Package 672‑BBGA (supplier package 672‑FBGA, 27×27) provides a compact, high‑pin‑count solution for board designs with limited area.
- Power Supply Core voltage specified between 1.425 V and 1.575 V to match system power‑rail planning.
- Operating Range Commercial operating temperature range: 0 °C to 85 °C for typical commercial applications.
- Configuration & Debug Support Stratix family documentation describes JTAG boundary‑scan, configuration modes, and embedded logic analysis capabilities for device programming and visibility.
- Clocking and DSP Support Stratix device architecture includes PLLs, hierarchical clocking, DSP block interfaces, and dedicated multiplier/add structures for timing and signal‑processing functions.
- Standards & Compliance RoHS‑compliant construction supports regulatory and environmental requirements for lead‑free assembly.
Typical Applications
- High‑performance signal processing — On‑chip memory and DSP block support enable implementation of filtering, FFTs, and real‑time data paths.
- Communications and networking equipment — Large I/O count and programmable logic are suited for protocol bridging, packet processing, and custom interface logic.
- FPGA‑based system prototyping — Dense logic resources and flexible configuration options make the device useful for validating SoC components and hardware accelerators.
- Memory interface and buffering — Embedded RAM and external RAM interfacing features support buffering, alignment, and data staging in complex systems.
Unique Advantages
- Highly configurable logic capacity: Approximately 18,460 logic elements let you implement sizable digital functions without external glue logic.
- Substantial on‑chip memory: Approximately 1.67 Mbits of embedded RAM reduces external memory dependency for many buffering and storage tasks.
- Broad I/O availability: 426 I/O pins provide versatility to connect multiple peripherals, buses, and high‑speed interfaces directly to the FPGA.
- Compact, high‑pin package: The 672‑BBGA (27×27) package balances I/O density and board area for space‑constrained designs.
- Comprehensive architecture features: Stratix architecture supports PLLs, clock networks, DSP interfaces, and configuration/debug capabilities for robust system integration.
- RoHS compliant: Meets lead‑free assembly requirements for modern manufacturing flows.
Why Choose EP1S20F672C7?
The EP1S20F672C7 provides a balanced combination of logic density, embedded memory, and I/O capacity in a commercial‑grade Stratix FPGA package. Its specified core voltage range, operating temperature window, and 672‑ball BGA footprint make it suitable for designs that require significant on‑chip resources while respecting board area constraints.
Engineers building communication, signal processing, or prototype systems will find the device’s logic, memory, and interfacing capabilities align with demanding integration needs. Backed by Stratix family documentation covering architecture, clocking, configuration, and debug, EP1S20F672C7 offers a scalable platform for medium‑ to high‑complexity programmable designs.
Request a quote or submit an inquiry to check availability, pricing, and lead time for EP1S20F672C7.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018