EP1SGX25DF672I6
| Part Description |
Stratix® GX Field Programmable Gate Array (FPGA) IC 455 1944576 25660 672-BBGA |
|---|---|
| Quantity | 533 Available (as of October 7, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 672-FBGA (27x27) | Grade | Industrial | Operating Temperature | -40°C – 100°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 672-BBGA | Number of I/O | 455 | Voltage | 1.425 V - 1.575 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS non-compliant | REACH Compliance | REACH Unknown | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 2566 | Number of Logic Elements/Cells | 25660 | ||
| Number of Gates | N/A | ECCN | 3A001A7A | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 1944576 |
Overview of EP1SGX25DF672I6 – Stratix® GX Field Programmable Gate Array (FPGA)
The EP1SGX25DF672I6 is a Stratix GX family FPGA from Intel, combining a high-performance, scalable logic array with high-speed serial transceiver capability. This device targets designs requiring substantial programmable logic, embedded memory, and multi-gigabit serial I/O.
Typical use cases include high-speed backplane interfaces, chip-to-chip links, and communications protocol bridging where deterministic logic resources, sizeable on-chip memory, and flexible transceivers are required. The device is offered in an industrial-grade package and supports extended operating temperatures for use in demanding environments.
Key Features
- Core Logic Provides 25,660 logic elements for implementing complex state machines, protocol handling, and custom acceleration functions.
- Embedded Memory Approximately 1.94 Mbits of on-chip RAM for FIFOs, buffers, and on-chip data storage.
- High-Speed Transceivers (Stratix GX family) Family transceivers support 500 Mbps to 3.1875 Gbps with clock-data recovery (CDR) and embedded SERDES; devices in the family are available with 4–20 channels and support multiple serial protocols.
- Protocol and Signal Integrity Features Family-level support for protocols such as XAUI, Gigabit Ethernet, SONET/SDH, PCI Express, Fibre Channel, and Serial RapidIO, plus programmable VOD, pre-emphasis, and equalization for improved signal integrity.
- I/O Count & Standards 455 I/O pins and support for LVDS, LVPECL, and 3.3-V PCML on reference clocks and receiver inputs as specified for the series.
- DSP & Clocking Resources Includes high-speed DSP blocks for multiply-accumulate functions and up to eight general-purpose phase-locked loops for advanced clock management (series feature).
- Package & Mounting Surface-mount 672-BBGA package (672-FBGA, 27×27) suitable for compact board layouts.
- Electrical & Environmental Core voltage supply range 1.425 V to 1.575 V; industrial operating temperature range −40 °C to 100 °C; RoHS compliant.
Typical Applications
- High-speed backplane interfaces Leverages multi-gigabit transceivers and abundant logic to implement protocol bridging and packet-handling functions on high-bandwidth backplanes.
- Chip-to-chip connectivity Embedded SERDES and CDR support reliable, low-latency serial links between devices in multi-chip systems.
- Communications protocol bridging Useful for implementing protocol conversion and aggregation for standards such as XAUI, GigE, SONET/SDH, PCI Express, and Fibre Channel.
- High-performance data buffering and processing On-chip RAM and DSP blocks enable real-time buffering, packet processing, and signal processing tasks.
Unique Advantages
- Substantial logic capacity: 25,660 logic elements provide ample resources for complex control, protocol stacks, and custom accelerators without immediate need for external logic.
- Significant on-chip memory: Approximately 1.94 Mbits of embedded RAM reduces dependence on external memory for intermediate buffering and FIFOs.
- High serial bandwidth capability: Stratix GX series transceivers operate up to 3.1875 Gbps per channel, enabling multi-gigabit full-duplex links for high-throughput designs.
- Flexible I/O and signal conditioning: 455 I/Os plus programmable VOD, pre-emphasis, and equalization allow adaptation to a wide range of interface requirements and channel conditions.
- Industrial temperature range: Rated from −40 °C to 100 °C for deployment in systems that require extended temperature tolerance.
- Compact BGA packaging: 672-BBGA (27×27) delivers dense I/O in a space-efficient footprint for board-level integration.
Why Choose EP1SGX25DF672I6?
The EP1SGX25DF672I6 positions itself as a high-performance FPGA option within Intel's Stratix GX family, pairing a scalable logic array with robust multi-gigabit transceiver features. Its combination of 25,660 logic elements, approximately 1.94 Mbits of embedded RAM, and 455 I/Os makes it suitable for demanding communications and high-bandwidth data-processing applications.
Designed for industrial environments, with a wide operating temperature range and RoHS compliance, this device is appropriate for system designers who need deterministic logic capacity, substantial on-chip memory, and flexible serial I/O in a compact BGA package.
Request a quote or submit a pricing inquiry to check availability and lead times for EP1SGX25DF672I6. Our team can provide specification support and order processing information.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018