EP20K60ETC144-2N

IC FPGA 92 I/O 144TQFP
Part Description

APEX-20KE® Field Programmable Gate Array (FPGA) IC 92 32768 2560 144-LQFP

Quantity 877 Available (as of October 7, 2026)
Product CategoryField Programmable Gate Array (FPGA)
ManufacturerIntel
Manufacturing StatusObsolete
Manufacturer Standard Lead TimeContact Us
Datasheet

Specifications & Environmental

Device Package144-TQFP (20x20)GradeCommercialOperating Temperature0°C – 85°C
Package / Case144-LQFPNumber of I/O92Voltage1.71 V - 1.89 V
Mounting MethodSurface MountRoHS ComplianceUnknownREACH ComplianceREACH Unaffected
Moisture Sensitivity Level3 (168 Hours)Number of LABs/CLBs2560Number of Logic Elements/Cells2560
Number of Gates162000ECCN3A001A2AHTS Code8542.39.0001
QualificationN/ATotal RAM Bits32768

Overview of EP20K60ETC144-2N – APEX-20KE Field Programmable Gate Array (FPGA), 144‑LQFP

The EP20K60ETC144-2N is an APEX-20KE family FPGA from Intel, featuring a MultiCore architecture that combines look-up table (LUT) logic, product-term logic and embedded system blocks (ESBs). It targets embedded and system-level designs requiring flexible logic, on-chip memory, and a configurable I/O mix.

This device delivers 2,560 logic elements, approximately 32,768 bits of embedded RAM, and up to 92 user I/Os in a 144‑LQFP surface-mount package, with an internal supply range of 1.71 V to 1.89 V and a commercial operating range of 0 °C to 85 °C.

Key Features

  • Core Architecture MultiCore architecture integrating LUT logic, product-term logic and embedded system blocks (ESBs) for register‑ and memory‑intensive functions.
  • Logic Capacity 2,560 logic elements providing up to 162,000 system gates for implementing combinatorial and sequential designs.
  • Embedded Memory Approximately 32,768 bits of on-chip RAM and ESB support for FIFO buffers, dual-port RAM and content-addressable memory (CAM) implementations.
  • I/O and Interface Flexibility 92 user I/Os with MultiVolt I/O interface support (1.8 V, 2.5 V, 3.3 V and 5.0 V) and programmable I/O features such as output slew-rate control and programmable clamps.
  • Clock Management Flexible clock resources including multiple PLLs, up to eight global clock signals, and programmable clock features for phase/delay adjustment and clock multiplication/division.
  • Package and Mounting Surface-mount 144‑LQFP package (supplier device package listed as 144‑TQFP 20×20) for board-level integration.
  • Power and Environmental Low-power design with an internal supply range of 1.71 V to 1.89 V; RoHS compliant and specified for commercial temperature operation from 0 °C to 85 °C.
  • Test & Configuration On-chip JTAG boundary-scan circuitry for device test and in-system programming.

Typical Applications

  • Memory interface controllers — Use ESBs and high-speed I/O support to implement DDR SDRAM and ZBT SRAM interface logic and buffering.
  • System glue and protocol bridging — MultiVolt I/O and programmable I/O features enable interfacing between different voltage domains and peripheral buses, including PCI‑compliant operation for 3.3 V systems.
  • Embedded control and logic — 2,560 logic elements and on-chip RAM are suited for control logic, state machines, and local data buffering in embedded systems.
  • High-speed serial and parallel I/O — LVDS-capable signaling and programmable output characteristics support designs with high-speed channel requirements.

Unique Advantages

  • Integrated MultiCore design: Combines LUTs, product-term logic and ESBs to implement mixed register- and memory-intensive functions without external components.
  • Compact, production-ready package: 144‑LQFP surface-mount package simplifies board assembly and keeps overall BOM count low.
  • Flexible I/O voltage support: MultiVolt I/O compatibility facilitates interfacing with a wide range of legacy and modern peripherals.
  • On-chip memory primitives: ESBs provide targeted building blocks for FIFOs, dual-port RAM and CAM, reducing the need for external memory in many designs.
  • Clocking versatility: Multiple PLLs and programmable clock features enable precise clock management and low-skew distribution for complex timing requirements.
  • Commercial temperature and RoHS compliant: Specified for 0 °C to 85 °C operation and RoHS compliant for standard commercial deployments.

Why Choose EP20K60ETC144-2N?

The EP20K60ETC144-2N positions itself as a versatile, mid-density FPGA solution combining 2,560 logic elements, embedded memory, and rich I/O capability in a compact 144‑LQFP package. Its MultiCore architecture and ESB primitives make it suitable for embedded systems, memory interfacing and protocol bridging where on-chip resources and configurable I/O are critical.

For design teams seeking a commercially graded FPGA with flexible clock management, MultiVolt I/O support and built-in testability, this device provides a balanced mix of logic capacity, on-chip RAM and system-level features to streamline development and reduce board-level complexity.

Request a quote or submit a product inquiry to receive pricing and availability details for the EP20K60ETC144-2N.

Request a Quote

















    No file selected



    Our team will respond within 24 hours.


    I agree to receive newsletters and promotional emails. I can unsubscribe at any time.

    Certifications and Membership
    NQA AS9100 CMYK ANAB
    NQA AS9100 ANAB Badge
    ESD2020 Badge
    ESD2020 Association Badge
    GIDEP Badge
    GIDEP Badge
    Suntsu ERAI MemberVerification
    Suntsu ERAI Member Verification
    Available Shipping Methods
    FedEx
    UPS
    DHL
    Accepted Payment Methods
    American Express
    American Express
    Discover
    Discover
    MasterCard
    MasterCard
    Visa
    Visa
    UnionPay
    UnionPay

    Date Founded: 1968


    Headquarters: Santa Clara, California, USA


    Employees: 130,000+


    Revenue: $54.23 Billion


    Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018


    Featured Products
    Latest News
    keyboard_arrow_up