EP1SGX10DF672I6N
| Part Description |
Stratix® GX Field Programmable Gate Array (FPGA) IC 362 920448 10570 672-BBGA |
|---|---|
| Quantity | 1,675 Available (as of October 8, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Obsolete |
| Manufacturer Standard Lead Time | Contact Us |
| Datasheet |
Specifications & Environmental
| Device Package | 672-FBGA (27x27) | Grade | Industrial | Operating Temperature | 0°C – 85°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 672-BBGA | Number of I/O | 362 | Voltage | 1.425 V - 1.575 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | Unknown | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 1057 | Number of Logic Elements/Cells | 10570 | ||
| Number of Gates | N/A | ECCN | 3A991D | HTS Code | 8542.39.0001 | ||
| Qualification | N/A | Total RAM Bits | 920448 |
Overview of EP1SGX10DF672I6N – Stratix® GX FPGA IC 672-BBGA
The EP1SGX10DF672I6N is a Stratix® GX family field-programmable gate array (FPGA) in a 672-ball BGA package, offering a high-performance logic array and on-chip memory for demanding embedded designs. Built on the Stratix GX architecture described in the product datasheet, this device targets high-speed backplane, chip-to-chip and communications protocol-bridging applications that benefit from integrated serial transceiver features and flexible I/O.
This device provides a balance of logic capacity, embedded RAM, and channel I/O suited for industrial-grade designs that require a precise voltage range and defined operating temperature window.
Key Features
- Core Logic — 10,570 logic elements available for implementing custom digital functions and control logic.
- Embedded Memory — Approximately 0.92 Mbits of on-chip RAM (920,448 total RAM bits) for buffers, FIFOs, and data storage.
- Transceiver Family Capabilities — Stratix GX family transceiver features include high-speed serial channels with clock data recovery (CDR) and embedded SERDES; series supports 500 Mbps to 3.1875 Gbps per channel and device-level options of 4, 8, 16, or 20 channels (family-level information from datasheet).
- I/O Density and Standards — 362 I/O pins available; family-level support for numerous single-ended and differential I/O standards and high-speed source-synchronous interfaces (series-level capability documented in the datasheet).
- DSP and Clocking Resources — Family-level features include high-speed DSP blocks for multiply-accumulate operations and up to eight general-purpose PLLs for clock management and real-time reconfiguration.
- Package and Mounting — Surface-mount 672-ball BGA package; supplier device package listed as 672-FBGA (27×27).
- Power and Operating Range — Core voltage supply range: 1.425 V to 1.575 V. Operating temperature: 0 °C to 85 °C (industrial grade).
- Compliance — RoHS compliant.
Typical Applications
- High-speed Communications — Use the Stratix GX family transceiver capabilities for protocol bridging and serial link implementations that require CDR and SERDES support.
- Backplane and Chip-to-Chip Interfaces — Deploy this FPGA in high-speed backplane or board-to-board interfaces where dense I/O and on-chip memory support are required.
- Embedded Signal Processing — Leverage on-chip RAM and DSP resources for data buffering, filtering, and accelerator functions in industrial systems.
- Protocol and Interface Conversion — Implement protocol translation and custom interface logic using abundant logic elements and flexible I/O.
Unique Advantages
- Substantial Logic Capacity: 10,570 logic elements provide ample resources for complex control and datapath implementations without immediate need for higher-tier devices.
- On-chip Memory for Buffers: Approximately 0.92 Mbits of embedded RAM enables efficient buffering and FIFO implementation close to logic, reducing external memory dependency.
- High I/O Count: 362 I/O pins support dense system interfaces and multi-channel connectivity for complex board designs.
- Family Transceiver Feature Set: Stratix GX family transceivers (series-level) offer programmable equalization, pre-emphasis, 8B/10B encoding/decoding and CDR to simplify high-speed serial link design.
- Industrial Temperature Grade: Rated for 0 °C to 85 °C, suitable for industrial-class deployments where controlled thermal environments are expected.
- RoHS Compliant: Meets RoHS requirements for lead-free manufacturing and assembly.
Why Choose EP1SGX10DF672I6N?
The EP1SGX10DF672I6N combines a sizeable logic fabric, embedded memory, and the Stratix GX family’s high-speed transceiver capabilities within a compact 672-ball BGA package. Its electrical and thermal ratings (1.425–1.575 V core supply; 0 °C to 85 °C operating) make it suitable for industrial applications that require controlled environmental ranges and dependable, repeatable behavior.
This device is appropriate for engineers and system designers implementing high-speed interfaces, protocol bridging, and embedded signal processing where on-chip resources and transceiver functionality from the Stratix GX family help reduce external component counts and simplify board-level design.
Request a quote or submit an inquiry to check availability, lead times, and pricing for EP1SGX10DF672I6N.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018