EP3SL340F1760C3N

IC FPGA 1120 I/O 1760FBGA
Part Description

Stratix® III L Field Programmable Gate Array (FPGA) IC 1120 18822144 337500 1760-BBGA, FCBGA

Quantity 1,370 Available (as of October 8, 2026)
Product CategoryField Programmable Gate Array (FPGA)
ManufacturerIntel
Manufacturing StatusObsolete
Manufacturer Standard Lead TimeContact Us
Datasheet

Specifications & Environmental

Device Package1760-FCBGA (42.5x42.5)GradeCommercialOperating Temperature0°C – 85°C
Package / Case1760-BBGA, FCBGANumber of I/O1120Voltage860 mV - 1.15 V
Mounting MethodSurface MountRoHS ComplianceRoHS CompliantREACH ComplianceREACH Unknown
Moisture Sensitivity Level3 (168 Hours)Number of LABs/CLBs13500Number of Logic Elements/Cells337500
Number of GatesN/AECCN3A001A7AHTS Code8542.39.0001
QualificationN/ATotal RAM Bits18822144

Overview of EP3SL340F1760C3N – Stratix® III L FPGA, 1760-FCBGA

The EP3SL340F1760C3N is a Stratix III L Field Programmable Gate Array (FPGA) in a 1760-FCBGA (42.5 × 42.5 mm) package designed for complex, high‑density digital designs. The device integrates a large logic fabric, significant embedded memory, extensive I/O, and architecture features called out in the Stratix III device handbook (TriMatrix embedded memory blocks, DSP blocks, MultiTrack interconnect and high‑performance clock networks).

Targeted at commercial applications, the device is supplied for surface‑mount assembly, operates over a 0 °C to 85 °C range, and accepts core supply voltages from 0.86 V to 1.15 V. It is RoHS compliant and intended for designs that require high logic capacity and dense I/O integration.

Key Features

  • High logic capacity — Approximately 337,500 logic elements (cells) to support large, complex digital designs.
  • Embedded memory — Approximately 18.8 Mbits of on‑chip RAM for buffering, FIFOs and intermediate storage.
  • Extensive I/O — Up to 1,120 general I/O pins, enabling broad external device and memory interfacing.
  • Package and mounting — 1760‑FBGGA (1760‑FCBGA) surface‑mount package with 42.5 × 42.5 mm dimensions for high‑density board integration.
  • Core power range — Core voltage supply range from 0.86 V to 1.15 V to match system power domains.
  • Commercial temperature grade — Rated for operation from 0 °C to 85 °C for standard commercial deployments.
  • Architecture and system features — Device handbook references include TriMatrix memory blocks, DSP blocks, MultiTrack interconnect, clock networks and PLLs, high‑speed differential I/O with DPA, JTAG boundary‑scan and programmable power/configuration capabilities.
  • Compliance — RoHS compliant for regulatory and manufacturing compatibility.

Typical Applications

  • Signal processing and DSP systems — Large logic capacity and embedded memory support complex DSP pipelines and algorithm acceleration.
  • Networking and communications — High I/O count and dedicated architecture elements accommodate protocol handling, packet processing and interface bridging.
  • Video and imaging — On‑chip memory and DSP resources enable buffering, scaling and real‑time image processing tasks.
  • Prototyping and complex digital systems — Dense logic resources and flexible I/O make the device suitable for advanced system prototypes and proof‑of‑concepts requiring substantial programmable logic.

Unique Advantages

  • High logic density: Approximately 337,500 logic elements allow large designs to be implemented without external glue logic.
  • Substantial embedded memory: Approximately 18.8 Mbits of on‑chip RAM reduces dependence on external memory for many buffering and storage needs.
  • Large I/O budget: 1,120 I/O pins provide flexibility for multiple parallel interfaces and external memory connections.
  • Robust architecture features: Stratix III family architecture items such as TriMatrix memory blocks, DSP blocks and PLL/clock networks (as referenced in the device handbook) support a range of compute and timing requirements.
  • Commercial readiness and compliance: Surface‑mount 1760‑FCBGA packaging, commercial temperature grading (0 °C to 85 °C), and RoHS compliance simplify integration into standard production flows.
  • Configurable power and system management: Device handbook references programmable power and configuration capabilities that help align the FPGA to system power architectures.

Why Choose EP3SL340F1760C3N?

The EP3SL340F1760C3N positions itself as a high‑capacity, commercial‑grade FPGA for designs that require dense logic, significant embedded memory and a large number of I/Os. Its Stratix III family architecture elements—documented in the device handbook—provide the building blocks for DSP, memory‑intensive and timing‑sensitive applications while remaining compatible with standard surface‑mount board assembly.

This device is suited for engineering teams and procurement looking to implement complex digital functions within a single, RoHS‑compliant FPGA package, with support for a commercial operating temperature range and a defined core voltage window for system power planning.

Request a quote or submit a sales inquiry to get pricing, availability and technical purchasing information for the EP3SL340F1760C3N.

Request a Quote

















    No file selected



    Our team will respond within 24 hours.


    I agree to receive newsletters and promotional emails. I can unsubscribe at any time.

    Certifications and Membership
    NQA AS9100 CMYK ANAB
    NQA AS9100 ANAB Badge
    ESD2020 Badge
    ESD2020 Association Badge
    GIDEP Badge
    GIDEP Badge
    Suntsu ERAI MemberVerification
    Suntsu ERAI Member Verification
    Available Shipping Methods
    FedEx
    UPS
    DHL
    Accepted Payment Methods
    American Express
    American Express
    Discover
    Discover
    MasterCard
    MasterCard
    Visa
    Visa
    UnionPay
    UnionPay

    Date Founded: 1968


    Headquarters: Santa Clara, California, USA


    Employees: 130,000+


    Revenue: $54.23 Billion


    Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018


    Featured Products
    Latest News
    keyboard_arrow_up