EP3SL340H1152I4LG
| Part Description |
Field Programmable Gate Array (FPGA) IC |
|---|---|
| Quantity | 595 Available (as of May 6, 2026) |
| Product Category | Field Programmable Gate Array (FPGA) |
|---|---|
| Manufacturer | Intel |
| Manufacturing Status | Active |
| Manufacturer Standard Lead Time | 8 Weeks |
| Datasheet |
Specifications & Environmental
| Device Package | 1152-HBGA (40x40) | Grade | Industrial | Operating Temperature | -40°C – 100°C | ||
|---|---|---|---|---|---|---|---|
| Package / Case | 1152-BBGA, FCBGA | Number of I/O | 744 | Voltage | 860 mV - 1.15 V | ||
| Mounting Method | Surface Mount | RoHS Compliance | RoHS Compliant | REACH Compliance | REACH Unaffected | ||
| Moisture Sensitivity Level | 3 (168 Hours) | Number of LABs/CLBs | 13500 | Number of Logic Elements/Cells | 337500 | ||
| Number of Gates | N/A | ECCN | N/A | HTS Code | N/A | ||
| Qualification | N/A | Total RAM Bits | 18822144 |
Overview of EP3SL340H1152I4LG – Field Programmable Gate Array (FPGA) IC
The EP3SL340H1152I4LG is a high-density Stratix III family FPGA optimized for high-performance logic, DSP and embedded designs. It combines a large logic fabric with substantial on-chip memory and extensive I/O to address demanding applications in communications, networking, and advanced signal processing.
Built for industrial use, the device offers selectable core voltage operation, power-management capabilities, and features drawn from the Stratix III architecture to balance performance and power efficiency for complex system integration.
Key Features
- Core Capacity Approximately 337,500 logic elements provide a large programmable fabric for complex logic, control and custom processing implementations.
- Embedded Memory Approximately 18.8 Mbits of on-chip TriMatrix memory suitable for FIFOs, buffers and memory-centric functions; includes built-in ECC for selected memory blocks.
- High-speed DSP Dedicated DSP resources for multiply‑accumulate and FIR implementations, supporting a range of multiplier sizes useful in signal-processing pipelines.
- I/O and Interfaces 744 user I/O pins with modular I/O bank architecture, dynamic on‑chip termination and support for high‑speed differential links and common memory interfaces.
- Clocking and PLLs Multiple global, regional and peripheral clock resources and up to 12 PLLs (per Stratix III family details) for flexible clocking, clock synthesis and dynamic phase control.
- Power and Voltage Selectable core voltage capability (L ordering code suffix) and programmable power technology with a supply range of 0.860 V to 1.150 V to match performance and power requirements.
- Security and Reliability Optional 256‑bit AES configuration bitstream security and configuration-memory CRC/ECC features for protection and error detection.
- Package and Temperature 1152‑ball BGA (1152‑HBGA / 1152‑BBGA, 40×40) surface‑mount package; industrial grade rated for −40 °C to 100 °C operation.
- Regulatory RoHS compliant.
Typical Applications
- High-performance networking Implements packet processing, protocol offload and high‑speed link bridging using large logic capacity and abundant I/O.
- Digital signal processing Supports FIR, filtering and real‑time DSP tasks with dedicated multiplier blocks and extensive internal memory.
- Memory interface controllers Implements DDR/DDR2/DDR3 and other high‑speed memory interfaces using modular I/O banks and dedicated DQS support.
- Embedded system integration Hosts complex control logic, custom accelerators and system glue—leveraging high logic density, clocks and PLL resources.
Unique Advantages
- Large programmable capacity: Enables consolidation of multiple functions into a single device, reducing board-level component count.
- Substantial on-chip memory: Approximately 18.8 Mbits of embedded RAM supports deep buffering and memory-centric algorithms without external RAM dependency.
- Flexible power/voltage options: Selectable core voltage and programmable power tools allow designers to trade performance for lower power where needed.
- Robust I/O and clocking: Hundreds of I/O pins, modular banks and multiple clock/PLL resources simplify timing and high‑speed interface design.
- Industrial temperature rating: −40 °C to 100 °C operation supports deployments in industrial environments.
- Security and reliability features: Optional AES configuration protection and CRC/ECC for configuration memory enhance design security and availability.
Why Choose EP3SL340H1152I4LG?
The EP3SL340H1152I4LG pairs very large logic capacity with significant embedded memory and extensive I/O to address complex, high-throughput system designs. Its Stratix III‑family heritage brings configurable power management, advanced clocking and security/reliability features that help engineers optimize performance, power and system integration.
This device is suited for design teams building scalable communications, DSP and embedded applications that require a high level of on‑chip integration, industrial temperature support and flexible power/voltage options for deployment across varying performance points.
Request a quote or submit an inquiry to receive pricing, availability and ordering information for EP3SL340H1152I4LG.

Date Founded: 1968
Headquarters: Santa Clara, California, USA
Employees: 130,000+
Revenue: $54.23 Billion
Certifications and Memberships: ISO9001:2015, ISO14001:2015, ISO17025:2017, ISO27001:2022, ISO45001:2018, ISO50001:2018