NG80960JC50

The NG80960JC50 is a 32‑bit embedded microprocessor from the i960 family, delivered in a 132‑lead PQFP package (24.13 × 24.13 mm) and specified for a 50 MHz core clock. It provides a single 32‑bit core and on‑chip resources intended for embedded system designs requiring deterministic instruction execution and integrated memory/cache support.

Designed for embedded and general-purpose commercial applications, this device pairs a 3.3 V I/O supply with 5 V tolerant inputs and supports DRAM controller interfaces and high‑bandwidth burst bus operation for flexible memory configurations.

Key Features

• Core & Architecture Single 32‑bit i960 core operating at 50 MHz; architecture supports one instruction per clock execution as described for the series.
• Registers Sixteen 32‑bit global registers and sixteen 32‑bit local registers (organized as eight sets) for fast context handling.
• Instruction & Data Cache Programmable instruction cache (JC variant documented with 16 KB) and a direct‑mapped data cache (JC variant documented with 4 KB). On‑chip data RAM for critical variable storage (1 KB single‑cycle access).
• Memory & Bus 32‑bit multiplexed address/data high‑bandwidth burst bus with programmable memory configuration and selectable 8/16/32‑bit bus widths; supports DRAM controllers.
• Interrupts & Timers High‑speed interrupt controller with programmable priorities (series lists up to 31 priorities and maskable pins) and two on‑chip independent 32‑bit timers with prescaling.
• Power, I/O & Compatibility 3.3 V supply with 5 V tolerant inputs and TTL compatible outputs; halt mode available for low‑power operation.
• Package & Mounting Surface‑mount 132‑lead PQFP package (24.13 × 24.13 mm), RoHS compliant.
• Operating Range Commercial grade operating temperature range: 0 °C to 100 °C.
• Graphics Acceleration No graphics acceleration (device is focused on embedded processing and system control).

Typical Applications

• Embedded Control — Real‑time control tasks using the 32‑bit core, onboard timers, and fast interrupt handling for deterministic response.
• Memory‑Centric Systems — Systems requiring DRAM interfacing and programmable memory configurations benefit from the high‑bandwidth burst bus and selectable bus widths.
• Industrial & Instrumentation — Commercial embedded equipment needing a robust 3.3 V I/O interface with 5 V tolerant inputs and compact PQFP mounting.
• Communication & Networking Subsystems — Control and protocol processing that leverage on‑chip caches, data RAM, and interrupt prioritization for packet or event handling.

Unique Advantages

• Deterministic Execution: One‑instruction‑per‑clock execution model in the i960 series provides predictable instruction timing for real‑time designs.
• Integrated Memory Features: On‑chip instruction and data caches plus 1 KB data RAM reduce external memory access for critical variables and improve system responsiveness.
• Flexible Bus Configuration: Selectable 8/16/32‑bit bus widths and a high‑bandwidth burst bus simplify interfacing with a variety of external memory and peripheral layouts.
• Robust I/O Voltage Support: 3.3 V supply with 5 V tolerant inputs and TTL compatible outputs eases integration into mixed‑voltage systems.
• Compact, RoHS‑Compliant Packaging: 132‑lead PQFP surface‑mount package provides a high‑pin‑count footprint while meeting RoHS requirements.
• Onboard Timing & Interrupt Resources: Independent 32‑bit timers and a programmable interrupt controller reduce external component count for event and time management.

Why Choose NG80960JC50?

The NG80960JC50 delivers a balanced combination of embedded processing performance, on‑chip memory/cache resources, and flexible bus interfaces in a compact 132‑lead PQFP package. Its 3.3 V I/O with 5 V tolerant inputs and commercial temperature rating make it suitable for a wide range of embedded applications where predictable execution, memory throughput, and system integration are priorities.

This part is well suited to engineers and procurement teams building commercial embedded systems that require integrated timers, high‑speed interrupt control, and programmable memory configurations while keeping board-level BOM and footprint under control.

Request a quote or submit an inquiry to receive pricing and availability information for NG80960JC50.